Proceedings IEEE International Conference on Wafer Scale Integration (ICWSI)
Latest Publications

TOTAL DOCUMENTS

(FIVE YEARS 0)

H-INDEX

(FIVE YEARS 0)

Published By IEEE

0780324676

Latest Documents Most Cited Documents Contributed Authors Related Sources Related Keywords

A RAM-based neural network architecture for wafer scale integration

Proceedings IEEE International Conference on Wafer Scale Integration (ICWSI) ◽

10.1109/icwsi.1995.515441 ◽

2002 ◽

Cited By ~ 1

Author(s):

H. Bolouri ◽

P. Morgan ◽

C. Peacock

Keyword(s):

Neural Network ◽

Network Architecture ◽

Neural Network Architecture ◽

Wafer Scale ◽

Wafer Scale Integration ◽

Scale Integration

Download Full-text

A neural algorithm for reconstructing mesh-connected processor arrays using single-track switches

Proceedings IEEE International Conference on Wafer Scale Integration (ICWSI) ◽

10.1109/icwsi.1995.515443 ◽

2002 ◽

Cited By ~ 10

Author(s):

I. Takanami ◽

K. Kurata ◽

T. Watanabe

Keyword(s):

Single Track ◽

Processor Arrays

Download Full-text

A module-sliced high yield WSI memory system

Proceedings IEEE International Conference on Wafer Scale Integration (ICWSI) ◽

10.1109/icwsi.1995.515442 ◽

2002 ◽

Author(s):

Yi-Chieh Chang ◽

S. Jorge ◽

Jung Hwan Kim

Keyword(s):

Memory System ◽

High Yield

Download Full-text

Three dimensional stacking with diamond sheet heat extraction for subnanosecond machine design

Proceedings IEEE International Conference on Wafer Scale Integration (ICWSI) ◽

10.1109/icwsi.1995.515439 ◽

2002 ◽

Cited By ~ 1

Author(s):

J.F. McDonald ◽

H.E. Greub ◽

P. Campbell ◽

C. Maier ◽

A. Garg ◽

...

Keyword(s):

Three Dimensional ◽

Machine Design ◽

Heat Extraction

Download Full-text

Silicon hybrid wafer scale integration (SHWSI)-a discrete integrated circuit (IC) interconnect scheme

Proceedings IEEE International Conference on Wafer Scale Integration (ICWSI) ◽

10.1109/icwsi.1995.515445 ◽

2002 ◽

Cited By ~ 1

Author(s):

E.S. Kolesar ◽

G.L. Takahashi ◽

P.C. Reamy

Keyword(s):

Integrated Circuit ◽

Wafer Scale ◽

Wafer Scale Integration ◽

Scale Integration

Download Full-text

A life cycle model for the WSI associative string processor (WASP)

Proceedings IEEE International Conference on Wafer Scale Integration (ICWSI) ◽

10.1109/icwsi.1995.515438 ◽

2002 ◽

Cited By ~ 1

Author(s):

C. Peacock ◽

H. Bolouri ◽

M. Lea

Keyword(s):

Life Cycle ◽

Life Cycle Model ◽

Cycle Model

Download Full-text

An easily-testable cube-connected cycles structure

Proceedings IEEE International Conference on Wafer Scale Integration (ICWSI) ◽

10.1109/icwsi.1995.515469 ◽

2002 ◽

Author(s):

Yoon-Hwa Choi ◽

Ja-Young Choi ◽

Yu-Seok Kim

Keyword(s):

Cube Connected Cycles

Download Full-text

Optimal switching networks for WSI architectures with fault tolerant path routing

Proceedings IEEE International Conference on Wafer Scale Integration (ICWSI) ◽

10.1109/icwsi.1995.515449 ◽

2002 ◽

Author(s):

T. Liu ◽

F. Lombardi

Keyword(s):

Fault Tolerant ◽

Optimal Switching ◽

Switching Networks

Download Full-text

High-speed interconnections using true single-phase clocking

Proceedings IEEE International Conference on Wafer Scale Integration (ICWSI) ◽

10.1109/icwsi.1995.515460 ◽

2002 ◽

Cited By ~ 1

Author(s):

D. Audet ◽

Y. Savaria

Keyword(s):

High Speed ◽

Single Phase

Download Full-text

Complex-argument universal nonlinear cell for rapid prototyping wafer architecture

Proceedings IEEE International Conference on Wafer Scale Integration (ICWSI) ◽

10.1109/icwsi.1995.515434 ◽

2002 ◽

Cited By ~ 1

Author(s):

L. Lin ◽

V.K. Jain

Keyword(s):

Rapid Prototyping ◽

Complex Argument

Download Full-text

Proceedings IEEE International Conference on Wafer Scale Integration (ICWSI)Latest Publications

TOTAL DOCUMENTS

H-INDEX

Published By IEEE

A RAM-based neural network architecture for wafer scale integration

A neural algorithm for reconstructing mesh-connected processor arrays using single-track switches

A module-sliced high yield WSI memory system

Three dimensional stacking with diamond sheet heat extraction for subnanosecond machine design

Silicon hybrid wafer scale integration (SHWSI)-a discrete integrated circuit (IC) interconnect scheme

A life cycle model for the WSI associative string processor (WASP)

An easily-testable cube-connected cycles structure

Optimal switching networks for WSI architectures with fault tolerant path routing

High-speed interconnections using true single-phase clocking

Complex-argument universal nonlinear cell for rapid prototyping wafer architecture

Proceedings IEEE International Conference on Wafer Scale Integration (ICWSI)
Latest Publications