Proceedings of the 2nd International Workshop on Advanced Interconnect Solutions and Technologies for Emerging Computing Systems - AISTECS '17

Software-defined board- and chip-level optical interconnects for multi-socket communication and disaggregated computing

Proceedings of the 2nd International Workshop on Advanced Interconnect Solutions and Technologies for Emerging Computing Systems - AISTECS '17 ◽

10.1145/3073763.3073776 ◽

2017 ◽

Author(s):

N. Pleros ◽

N. Terzenidis ◽

T. Alexoudi ◽

K. Vyrsokinos ◽

G. T. Kanellos ◽

...

Keyword(s):

Optical Interconnects ◽

Socket Communication

Download Full-text

Low-cost congestion management in networks-on-chip using edge and in-network traffic throttling

Proceedings of the 2nd International Workshop on Advanced Interconnect Solutions and Technologies for Emerging Computing Systems - AISTECS '17 ◽

10.1145/3073763.3073764 ◽

2017 ◽

Cited By ~ 1

Author(s):

Monobrata Debnath ◽

Dimitris Konstantinou ◽

Chrysostomos Nicopoulos ◽

Giorgos Dimitrakopoulos ◽

Wei-Ming Lin ◽

...

Keyword(s):

Network Traffic ◽

Low Cost ◽

Congestion Management ◽

Networks On Chip ◽

On Chip

Download Full-text

Interconnects for next generation SoC designs

Proceedings of the 2nd International Workshop on Advanced Interconnect Solutions and Technologies for Emerging Computing Systems - AISTECS '17 ◽

10.1145/3073763.3073771 ◽

2017 ◽

Author(s):

Syed Ijlal Shah

Keyword(s):

Next Generation

Download Full-text

Model-based framework for networks-on-chip design space exploration

Proceedings of the 2nd International Workshop on Advanced Interconnect Solutions and Technologies for Emerging Computing Systems - AISTECS '17 ◽

10.1145/3073763.3073769 ◽

2017 ◽

Author(s):

Yong Hu ◽

Daniel Müller-Gritschneder ◽

Ulf Schlichtmann

Keyword(s):

Design Space Exploration ◽

Design Space ◽

Space Exploration ◽

Chip Design ◽

Networks On Chip ◽

Model Based ◽

On Chip

Download Full-text

Network-on-chip service guarantees on the kalray MPPA-256 bostan processor

Proceedings of the 2nd International Workshop on Advanced Interconnect Solutions and Technologies for Emerging Computing Systems - AISTECS '17 ◽

10.1145/3073763.3073770 ◽

2017 ◽

Cited By ~ 4

Author(s):

Benoît Dupont de Dinechin ◽

Amaury Graillat

Keyword(s):

Network On Chip ◽

Service Guarantees ◽

On Chip

Download Full-text

Enabling high performance rack-scale optical switching through global synchronisation

Proceedings of the 2nd International Workshop on Advanced Interconnect Solutions and Technologies for Emerging Computing Systems - AISTECS '17 ◽

10.1145/3073763.3073773 ◽

2017 ◽

Author(s):

Kari Clark ◽

Phill Watt

Keyword(s):

High Performance ◽

Optical Switching

Download Full-text

A survey of low power NoC design techniques

Proceedings of the 2nd International Workshop on Advanced Interconnect Solutions and Technologies for Emerging Computing Systems - AISTECS '17 ◽

10.1145/3073763.3073767 ◽

2017 ◽

Cited By ~ 3

Author(s):

Emmanuel Ofori-Attah ◽

Michael Opoku Agyeman

Keyword(s):

Low Power ◽

Design Techniques

Download Full-text

BXI: designing a network for eXascale

Proceedings of the 2nd International Workshop on Advanced Interconnect Solutions and Technologies for Emerging Computing Systems - AISTECS '17 ◽

10.1145/3073763.3073774 ◽

2017 ◽

Author(s):

Jean-Pierre Panziera

Download Full-text

Secure communications in wireless network-on-chips

Proceedings of the 2nd International Workshop on Advanced Interconnect Solutions and Technologies for Emerging Computing Systems - AISTECS '17 ◽

10.1145/3073763.3073768 ◽

2017 ◽

Cited By ~ 2

Author(s):

Fernando Pereñíguez-García ◽

José L. Abellán

Keyword(s):

Wireless Network ◽

Secure Communications

Download Full-text

Transparent lifetime built-in self-testing of networks-on-chip through the selective non-concurrent testing of their communication channels

Proceedings of the 2nd International Workshop on Advanced Interconnect Solutions and Technologies for Emerging Computing Systems - AISTECS '17 ◽

10.1145/3073763.3073765 ◽

2017 ◽

Author(s):

Marco Balboni ◽

Davide Bertozzi

Keyword(s):

Communication Channels ◽

Networks On Chip ◽

Self Testing ◽

Concurrent Testing ◽

On Chip

Download Full-text

Proceedings of the 2nd International Workshop on Advanced Interconnect Solutions and Technologies for Emerging Computing Systems - AISTECS '17
Latest Publications

TOTAL DOCUMENTS

H-INDEX

Published By ACM Press

Software-defined board- and chip-level optical interconnects for multi-socket communication and disaggregated computing

Low-cost congestion management in networks-on-chip using edge and in-network traffic throttling

Interconnects for next generation SoC designs

Model-based framework for networks-on-chip design space exploration

Network-on-chip service guarantees on the kalray MPPA-256 bostan processor

Enabling high performance rack-scale optical switching through global synchronisation

A survey of low power NoC design techniques

BXI: designing a network for eXascale

Secure communications in wireless network-on-chips

Transparent lifetime built-in self-testing of networks-on-chip through the selective non-concurrent testing of their communication channels

Export Citation Format

Proceedings of the 2nd International Workshop on Advanced Interconnect Solutions and Technologies for Emerging Computing Systems - AISTECS '17Latest Publications

TOTAL DOCUMENTS

H-INDEX

Published By ACM Press

Software-defined board- and chip-level optical interconnects for multi-socket communication and disaggregated computing

Low-cost congestion management in networks-on-chip using edge and in-network traffic throttling

Interconnects for next generation SoC designs

Model-based framework for networks-on-chip design space exploration

Network-on-chip service guarantees on the kalray MPPA-256 bostan processor

Enabling high performance rack-scale optical switching through global synchronisation

A survey of low power NoC design techniques

BXI: designing a network for eXascale

Secure communications in wireless network-on-chips

Transparent lifetime built-in self-testing of networks-on-chip through the selective non-concurrent testing of their communication channels

Proceedings of the 2nd International Workshop on Advanced Interconnect Solutions and Technologies for Emerging Computing Systems - AISTECS '17
Latest Publications