2010 IEEE Asia Pacific Conference on Circuits and Systems
Latest Publications

TOTAL DOCUMENTS

315

(FIVE YEARS 0)

H-INDEX

(FIVE YEARS 0)

Published By IEEE

9781424474547

Latest Documents Most Cited Documents Contributed Authors Related Sources Related Keywords

High-speed and low power unified dual-field multiplier in GF (P) and GF (2m)

2010 IEEE Asia Pacific Conference on Circuits and Systems ◽

10.1109/apccas.2010.5774883 ◽

2010 ◽

Author(s):

Prabhat Chandra Shrivastava ◽

Rupesh Kumar ◽

Arvind Kumar ◽

Sanjeev Rai

Keyword(s):

Low Power ◽

High Speed

Download Full-text

Overlapped block-based adaptive bilateral motion estimation

2010 IEEE Asia Pacific Conference on Circuits and Systems ◽

10.1109/apccas.2010.5774980 ◽

2010 ◽

Cited By ~ 4

Author(s):

Tsung-Han Tsai ◽

Hsueh-Yi Lin ◽

Hong-Guang Chen

Keyword(s):

Motion Estimation ◽

Block Based

Download Full-text

A design of bandwidth adaptive multimedia gateway for scalable video coding

2010 IEEE Asia Pacific Conference on Circuits and Systems ◽

10.1109/apccas.2010.5774851 ◽

2010 ◽

Cited By ~ 8

Author(s):

Yi-Mao Hsiao ◽

Su-Wei Yeh ◽

Jai-Shiarng Chen ◽

Yuan-Sun Chu

Keyword(s):

Video Coding ◽

Scalable Video Coding ◽

Scalable Video ◽

Adaptive Multimedia

Download Full-text

Optimizing APT product in MBFA topologies

2010 IEEE Asia Pacific Conference on Circuits and Systems ◽

10.1109/apccas.2010.5774947 ◽

2010 ◽

Author(s):

Prashant Garg ◽

Neeraj Chasta ◽

Mohit Maheshwari ◽

Dipankar Nagchoudhuri

Download Full-text

Background calibration algorithm for pipelined ADC with open-loop residue amplifier using split ADC structure

2010 IEEE Asia Pacific Conference on Circuits and Systems ◽

10.1109/apccas.2010.5774756 ◽

2010 ◽

Cited By ~ 6

Author(s):

Takuya Yagi ◽

Kunihiko Usui ◽

Tatsuji Matsuura ◽

Satoshi Uemori ◽

Yohei Tan ◽

...

Keyword(s):

Open Loop ◽

Pipelined Adc ◽

Background Calibration ◽

Calibration Algorithm ◽

Loop Residue

Download Full-text

Low-noise amplifier path for ultrasound system applications

2010 IEEE Asia Pacific Conference on Circuits and Systems ◽

10.1109/apccas.2010.5774981 ◽

2010 ◽

Cited By ~ 4

Author(s):

Jayang Yoon ◽

Seok Lee ◽

Jaehoon Kim ◽

Namjin Song ◽

Jinseok Koh ◽

...

Keyword(s):

Low Noise ◽

Low Noise Amplifier ◽

Ultrasound System ◽

Noise Amplifier

Download Full-text

CAM puzzle: A power model and function-based circuit segment method of Content Addressable Memory

2010 IEEE Asia Pacific Conference on Circuits and Systems ◽

10.1109/apccas.2010.5774881 ◽

2010 ◽

Cited By ~ 2

Author(s):

Kam-Tou Sio ◽

Feipei Lai ◽

Chin-Hung Peng

Keyword(s):

Power Model ◽

Content Addressable Memory ◽

And Function

Download Full-text

High-performance 3D-SRAM architecture design

2010 IEEE Asia Pacific Conference on Circuits and Systems ◽

10.1109/apccas.2010.5774741 ◽

2010 ◽

Cited By ~ 4

Author(s):

Chun-Lung Hsu ◽

Ching-Fen Wu

Keyword(s):

High Performance ◽

Architecture Design

Download Full-text

Reduced-latency scheduling scheme for min-max non-binary LDPC decoding

2010 IEEE Asia Pacific Conference on Circuits and Systems ◽

10.1109/apccas.2010.5774734 ◽

2010 ◽

Cited By ~ 1

Author(s):

Xinmiao Zhang ◽

Fang Cai

Keyword(s):

Scheduling Scheme ◽

Ldpc Decoding

Download Full-text

B*-tree based variability-aware floorplanning

2010 IEEE Asia Pacific Conference on Circuits and Systems ◽

10.1109/apccas.2010.5775008 ◽

2010 ◽

Author(s):

Wenjuan Zhang ◽

Shefali Srivastava ◽

Yajun Ha

Download Full-text

2010 IEEE Asia Pacific Conference on Circuits and SystemsLatest Publications

TOTAL DOCUMENTS

H-INDEX

Published By IEEE

High-speed and low power unified dual-field multiplier in GF (P) and GF (2m)

Overlapped block-based adaptive bilateral motion estimation

A design of bandwidth adaptive multimedia gateway for scalable video coding

Optimizing APT product in MBFA topologies

Background calibration algorithm for pipelined ADC with open-loop residue amplifier using split ADC structure

Low-noise amplifier path for ultrasound system applications

CAM puzzle: A power model and function-based circuit segment method of Content Addressable Memory

High-performance 3D-SRAM architecture design

Reduced-latency scheduling scheme for min-max non-binary LDPC decoding

B*-tree based variability-aware floorplanning

2010 IEEE Asia Pacific Conference on Circuits and Systems
Latest Publications