Proceedings of the conference on Design, automation and test in Europe - DATE '00
Latest Publications

TOTAL DOCUMENTS

148

(FIVE YEARS 0)

H-INDEX

15

(FIVE YEARS 0)

Published By ACM Press

1581132441

Latest Documents Most Cited Documents Contributed Authors Related Sources Related Keywords

Compact modeling of nonlinear distortion in analog communication circuits

Proceedings of the conference on Design, automation and test in Europe - DATE '00 ◽

10.1145/343647.343795 ◽

2000 ◽

Author(s):

Piet Wambacq ◽

Petr Dobrovolný ◽

Stéphane Donnay ◽

Marc Engles ◽

Ivo Bolsens

Keyword(s):

Nonlinear Distortion ◽

Compact Modeling ◽

Communication Circuits ◽

Analog Communication

Download Full-text

Multi-node static logic implications for redundancy identification

Proceedings of the conference on Design, automation and test in Europe - DATE '00 ◽

10.1145/343647.344102 ◽

2000 ◽

Author(s):

Kabir Gulrajani ◽

Michael S. Hsiao

Keyword(s):

Redundancy Identification ◽

Download Full-text

The generalized boundary curve --- a common method for automatic nominal design centering of analog circuits

Proceedings of the conference on Design, automation and test in Europe - DATE '00 ◽

10.1145/343647.343695 ◽

2000 ◽

Author(s):

R. Schwencker ◽

F. Schenkel ◽

H. Graeb ◽

K. Antreich

Keyword(s):

Analog Circuits ◽

Boundary Curve ◽

Common Method ◽

Design Centering

Download Full-text

All digital built-in delay and crosstalk measurement for on-chip buses

Proceedings of the conference on Design, automation and test in Europe - DATE '00 ◽

10.1145/343647.343841 ◽

2000 ◽

Author(s):

Chauchin Su ◽

Yue-Tsang Chen ◽

Mu-Jeng Huang ◽

Gen-Nan Chen ◽

Chung-Len Lee

Keyword(s):

Download Full-text

Clocktree RLC extraction with efficient inductance modeling

Proceedings of the conference on Design, automation and test in Europe - DATE '00 ◽

10.1145/343647.343838 ◽

2000 ◽

Author(s):

Norman Chang ◽

Shen Lin ◽

Lei He ◽

O. Sam Nakagawa ◽

Weize Xie

Download Full-text

Logic simulation using networks of state machines

Proceedings of the conference on Design, automation and test in Europe - DATE '00 ◽

10.1145/343647.343890 ◽

2000 ◽

Author(s):

Peter M. Maurer

Keyword(s):

State Machines ◽

Logic Simulation

Download Full-text

Stay away from minimum design-rule values

Proceedings of the conference on Design, automation and test in Europe - DATE '00 ◽

10.1145/343647.343708 ◽

2000 ◽

Author(s):

Chris W. H. Strolenberg

Keyword(s):

Download Full-text

On-line testing and diagnosis of bus lines with respect to intermediate voltage values (poster paper)

Proceedings of the conference on Design, automation and test in Europe - DATE '00 ◽

10.1145/343647.344351 ◽

2000 ◽

Author(s):

Cecilia Metra ◽

Michele Favalli ◽

Bruno Riccó

Keyword(s):

Poster Paper ◽

Download Full-text

Automatic test bench generation for validation of RT-level descriptions

Proceedings of the conference on Design, automation and test in Europe - DATE '00 ◽

10.1145/343647.343802 ◽

2000 ◽

Author(s):

F. Corno ◽

M. Sonza Reorda ◽

G. Squillero ◽

A. Manzone ◽

A. Pincetti

Keyword(s):

Download Full-text

System synthesis for multiprocessor embedded applications

Proceedings of the conference on Design, automation and test in Europe - DATE '00 ◽

10.1145/343647.343897 ◽

2000 ◽

Author(s):

Luigi Carro ◽

Márcio Kreutz ◽

Flávio R. Wagner ◽

Márcio Oyamada

Keyword(s):

System Synthesis ◽

Embedded Applications

Download Full-text