High-level modeling and exploration of a powerline communication network based on System-on-Chip

2011 ◽  
pp. 145-170
Author(s):  
Marcos Martinez ◽  
David Ferruz ◽  
Hector Posadas ◽  
Eugenio Villar
Keyword(s):  
Communication Network ◽  
System On Chip ◽  
Powerline Communication ◽  
High Level Modeling ◽  
On Chip ◽  
High Level

High Level System-on-Chip Design using UML and SystemC

2007 ◽  
Author(s):  
Blanca Alicia Correa ◽  
Juan Fernando Eusse ◽  
Danny Munera ◽  
Jose Edinson Aedo ◽  
Juan Fernando Velez
Keyword(s):  
System On Chip ◽  
Level System ◽  
Chip Design ◽  
On Chip ◽  
High Level

Powerline Communication System-on-Chip in 180 nm Harsh Environment SOI Technology

2021 ◽  
Author(s):  
Tobias Stuckenberg ◽  
Malte Rucker ◽  
Niklas Rother ◽  
Rochus Nowosielski ◽  
Frank Wiese ◽  
...  
Keyword(s):  
Communication System ◽  
System On Chip ◽  
Harsh Environment ◽  
Powerline Communication ◽  
On Chip ◽  
Soi Technology

A General Approach to High-Level Energy and Performance Estimation in System-on-Chip Architectures

2009 ◽  
Vol 5 (3) ◽  
pp. 373-384
Author(s):  
Sandro Penolazzi ◽  
Ahmed Hemani ◽  
Luca Bolognino
Keyword(s):  
System On Chip ◽  
Performance Estimation ◽  
Level Energy ◽  
And Performance ◽  
On Chip ◽  
High Level

A Framework for High-Level Synthesis of System-on-Chip Designs

2006 ◽  
Author(s):  
J.E. Stine ◽  
J. Grad ◽  
I. Castellanos ◽  
J. Blank ◽  
V. Dave ◽  
...  
Keyword(s):  
System On Chip ◽  
High Level Synthesis ◽  
On Chip ◽  
High Level
Sign in / Sign up

Export Citation Format

Share Document