Framework Design Supporting QoS-Power Trade-Offs for Heterogeneous Networked Systems

2008 ◽  
pp. 71-80
Author(s):  
Christos Antonopoulos ◽  
Evangelos Topalis ◽  
Aggeliki Prayati ◽  
Spilios Giannoulis ◽  
Antonis Athanasopoulos ◽  
...  
Keyword(s):  
Networked Systems ◽  
Framework Design ◽  
Trade Offs ◽  
Power Trade

AND-OR-XOR NETWORK SYNTHESIS WITH AREA-POWER TRADE-OFF

2011 ◽  
Vol 20 (06) ◽  
pp. 1019-1035 ◽  
Author(s):  
SAMBHU NATH PRADHAN ◽  
M. TILAK KUMAR ◽  
SANTANU CHATTOPDHYAY
Keyword(s):  
Boolean Function ◽  
Solution Space ◽  
Leakage Power ◽  
Total Power ◽  
Synthesis Process ◽  
Network Synthesis ◽  
Trade Off ◽  
Delay Performance ◽  
Trade Offs ◽  
Power Trade

In this paper, a heuristic based on genetic algorithm to realize multi-output Boolean function as three-level AND-OR-XOR network performing area power trade-off is presented. All the previous works dealt with the minimization of number of product terms only in the two sum-of-product-expressions representing a Boolean function during AND-OR-XOR network synthesis. To the best of knowledge this is the first ever effort to incorporate total power, that is, dynamic and leakage power along with the area (in terms of number of product terms) during three-level AND-OR-XOR networks synthesis. The synthesis process, without changing the delay performance results in lesser number of product terms compared to those reported in the literature. It also enumerates the trade-offs present in the solution space for different weights associated with area, dynamic power, and leakage power of the resulting circuit.

Area-power trade-offs for flexible filtering in green radios

2010 ◽  
Vol 12 (2) ◽  
pp. 158-167 ◽  
Author(s):  
Navin Michael ◽  
Christophe Moy ◽  
Achutavarrier Prasad Vinod ◽  
Jacques Palicot
Keyword(s):  
Trade Offs ◽  
Power Trade

A Study of Power Trade-offs in Translation Lookaside Buffer Structures

2006 ◽  
Author(s):  
Anastacia P. Ballesil ◽  
Luis M. Alarilla ◽  
Louis P. Alarcon
Keyword(s):  
Translation Lookaside Buffer ◽  
Trade Offs ◽  
Power Trade

Area, Throughput, and Power Trade-Offs for FPGA- and ASIC-Based Execution Stream Compression

2017 ◽  
Vol 16 (4) ◽  
pp. 1-20
Author(s):  
Maria Isabel Mera ◽  
Jonah Caplan ◽  
Seyyed Hasan Mozafari ◽  
Brett H. Meyer ◽  
Peter Milder
Keyword(s):  
Trade Offs ◽  
Power Trade
Sign in / Sign up

Export Citation Format

Share Document