Test Data Compression for System-on-a-Chip using Count Compatible Pattern Run-Length Coding

2014 ◽  
Vol 30 (2) ◽  
pp. 237-242 ◽  
Author(s):  
Haiying Yuan ◽  
Jiaping Mei ◽  
Hongying Song ◽  
Kun Guo
2018 ◽  
Vol 7 (4.10) ◽  
pp. 1089
Author(s):  
Sivanantham S ◽  
Aravind Babu S ◽  
Babu Ramki ◽  
Mallick P.S

This paper presents a new X-filling algorithm for test power reduction and a novel encoding technique for test data compression in scan-based VLSI testing. The proposed encoding technique focuses on replacing redundant runs of the equal-run-length vector with a shorter codeword. The effectiveness of this compression method depends on a number of repeated runs occur in the fully specified test set. In order to maximize the repeated runs with equal run length, the unspecified bits in the test cubes are filled with the proposed technique called alternating equal-run-length (AERL) filling. The resultant test data are compressed using the proposed alternating equal-run-length coding to reduce the test data volume. Efficient decompression architecture is also presented to decode the original data with lesser area overhead and power. Experimental results obtained from larger ISCAS'89 benchmark circuits show the efficiency of the proposed work. The AERL achieves up to 82.05 % of compression ratio as well as up to 39.81% and 93.20 % of peak and average-power transitions in scan-in mode during IC testing.  


2013 ◽  
Vol E96.C (9) ◽  
pp. 1201-1204 ◽  
Author(s):  
Diancheng WU ◽  
Yu LIU ◽  
Hao ZHU ◽  
Donghui WANG ◽  
Chengpeng HAO

Sign in / Sign up

Export Citation Format

Share Document