In-situ characterization of Ga2O passivation of In0.53Ga0.47As prior to high-k dielectric atomic layer deposition

2011 ◽  
Vol 99 (4) ◽  
pp. 042904 ◽  
Author(s):  
M. Milojevic ◽  
R. Contreras-Guerrero ◽  
E. O’Connor ◽  
B. Brennan ◽  
P. K. Hurley ◽  
...  
2014 ◽  
Vol 118 (48) ◽  
pp. 27749-27753 ◽  
Author(s):  
Alexander C. Kozen ◽  
Alexander J. Pearse ◽  
Chuan-Fu Lin ◽  
Marshall A. Schroeder ◽  
Malachi Noked ◽  
...  

2011 ◽  
Vol 679-680 ◽  
pp. 441-444 ◽  
Author(s):  
Muhammad Usman ◽  
T. Pilvi ◽  
Markku Leskelä ◽  
Adolf Schöner ◽  
Anders Hallén

Aluminum-based high-k dielectric materials have been studied for their potential use as passivation for SiC devices. Metal-insulator-semiconductor structures were prepared and their dielectric properties were analyzed using capacitance-voltage and current-voltage measurements. Atomic layer deposition was used for the deposition of dielectric layers consisting of AlN with or without a buffer layer of SiO2, and also a stack of alternating AlN and Al2O3 layers. It has been observed that AlN has a polycrystalline structure which provides leakage paths for the current through the grain boundaries. However, adding alternate amorphous layers of Al2O3 prevent this leakage and give better overall dielectric properties. It is also concluded that the breakdown of the dielectric starts from the degradation of the thin interfacial SiO2 layer.


1999 ◽  
Vol 09 (PR8) ◽  
pp. Pr8-1021-Pr8-1028 ◽  
Author(s):  
M. Ritala ◽  
M. Juppo ◽  
K. Kukli ◽  
A. Rahtu ◽  
M. Leskelä

2001 ◽  
Vol 11 (PR3) ◽  
pp. Pr3-923-Pr3-930 ◽  
Author(s):  
A. Rahtu ◽  
T. Hänninen ◽  
M. Ritala

2012 ◽  
Vol 195 ◽  
pp. 90-94 ◽  
Author(s):  
B. Brennan ◽  
S. McDonnell ◽  
D. Zhernokletov ◽  
H. Dong ◽  
C.L. Hinkle ◽  
...  

Atomic layer deposition (ALD) of high dielectric constant (high-k) materials for ULSI technologies is now widely adopted in Si-based CMOS production. Extending the scaling of integrated circuit technology has now resulted in the investigation of transistors incorporating alternative channel materials, such as III-V compounds. The control of the interfacial chemistry between a high-k dielectric and III-V materials presents a formidable challenge compared to that surmounted by Si-based technologies. The bonding configuration is obviously more complicated for a compound semiconductor, and thus an enhanced propensity to form interfacial defects is anticipated, as well as the need for surface passivation methods to mitigate such defects. In this work, we outline our recent results using in-situ methods to study the ALD high-k/III-V interface. We begin by briefly summarizing our results for III-As compounds, and then further discuss recent work on III-P and III-Sb compounds. While arsenides are under consideration for nMOS devices, antimonides are of interest for pMOS. InP is under consideration for quantum well channel MOS structures in order to serve as a better nMOS channel interface. In all cases, a high-k dielectric interface is employed to limit off-state tunneling current leakage.


2019 ◽  
Vol 2 (7) ◽  
pp. 133-143 ◽  
Author(s):  
James E. Maslar ◽  
Wilbur Hurst ◽  
Donald Burgess ◽  
William Kimes ◽  
Nhan Nguyen

Sign in / Sign up

Export Citation Format

Share Document