DOIND: a technique for leakage reduction in nanoscale domino logic circuits

2016 ◽  
Vol 37 (5) ◽  
pp. 055001 ◽  
Author(s):  
Ambika Prasad Shah ◽  
Vaibhav Neema ◽  
Shreeniwas Daulatabad
Keyword(s):  
Logic Circuits ◽  
Domino Logic ◽  
Leakage Reduction

Dual threshold voltage and sleep switch dual threshold voltage DOIND approach for leakage reduction in domino logic circuits

2017 ◽  
Vol 25 (5) ◽  
pp. 1639-1652 ◽  
Author(s):  
Ambika Prasad Shah ◽  
Vaibhav Neema ◽  
Shreeniwas Daulatabad ◽  
Praveen Singh
Keyword(s):  
Threshold Voltage ◽  
Logic Circuits ◽  
Domino Logic ◽  
Leakage Reduction ◽  
Dual Threshold Voltage

Performance evaluation of domino logic circuits for wide fan-in gates with FinFET

2018 ◽  
Vol 24 (8) ◽  
pp. 3341-3348 ◽  
Author(s):  
Ajay Kumar Dadoria ◽  
Kavita Khare ◽  
Uday Panwar ◽  
Anita Jain
Keyword(s):  
Performance Evaluation ◽  
Logic Circuits ◽  
Domino Logic

Impact of NBTI on performance of domino logic circuits in nano-scale CMOS

2011 ◽  
Author(s):  
M. Houshmand Kaffashian ◽  
R. Lotfi ◽  
K. Mafinezhad ◽  
H. Mahmoodi
Keyword(s):  
Logic Circuits ◽  
Domino Logic ◽  
Nano Scale
Sign in / Sign up

Export Citation Format

Share Document