Test generation for sequential VLSI circuits has remained a difficult problem to solve. The difficulty arises because
of reasoning about temporal behavior of sequential circuits. We use temporal logic to model digital circuits.
Temporal Logic can model circuits hierarchically. A set of heuristics is given to aid during test generation. A
hierarchical test generation algorithm is proposed.
Temporal Logic Based Hierarchical Test Generation
for Sequential VLSI Circuits
