ScienceGate
Advanced Search
Author Search
Journal Finder
Blog
Sign in / Sign up
ScienceGate
Search
Author Search
Journal Finder
Blog
Sign in / Sign up
Phase Mismatch Detection and Compensation for PLL/DLL Based Multi-Phase Clock Generator
IEEE Custom Integrated Circuits Conference 2006
◽
10.1109/cicc.2006.320986
◽
2006
◽
Cited By ~ 7
Author(s):
Amber Tan
◽
Gu-yeon Wei
Keyword(s):
Phase Mismatch
◽
Clock Generator
◽
Mismatch Detection
◽
Phase Clock
◽
Multi Phase
Download Full-text
Related Documents
Cited By
References
A low-jitter skew-calibrated multi-phase clock generator for time-interleaved applications
2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)
◽
10.1109/isscc.2001.912690
◽
2002
◽
Author(s):
Lin Wu
◽
W.C. Black
Keyword(s):
Clock Generator
◽
Low Jitter
◽
Phase Clock
◽
Multi Phase
◽
Time Interleaved
Download Full-text
A multi-phase clock generator for high accuracy fully differential switched capacitor readout circuit
2017 International Conference on Electron Devices and Solid-State Circuits (EDSSC)
◽
10.1109/edssc.2017.8126559
◽
2017
◽
Author(s):
Xinquan Lai
◽
Kai Zhang
◽
Chen Liu
◽
Yuheng Wang
◽
Longjie Zhong
◽
...
Keyword(s):
High Accuracy
◽
Switched Capacitor
◽
Readout Circuit
◽
Clock Generator
◽
Fully Differential
◽
Phase Clock
◽
Multi Phase
Download Full-text
An 8.8-GS/s 6-bit CMOS Time-Interleaved Flash Analog-to-Digital Converter with Multi-Phase Clock Generator
IEICE Transactions on Electronics
◽
10.1093/ietele/e90-c.6.1156
◽
2007
◽
Vol E90-C
(6)
◽
pp. 1156-1164
◽
Cited By ~ 4
Author(s):
Y.-C. JANG
◽
J.-H. BAE
◽
S.-H. PARK
◽
J.-Y. SIM
◽
H.-J. PARK
Keyword(s):
Clock Generator
◽
Analog To Digital Converter
◽
Digital Converter
◽
Analog To Digital
◽
Phase Clock
◽
Multi Phase
◽
Time Interleaved
Download Full-text
A fast-lock synchronous multi-phase clock generator based on a time-to-digital converter
2009 IEEE International Symposium on Circuits and Systems
◽
10.1109/iscas.2009.5117670
◽
2009
◽
Cited By ~ 2
Author(s):
Dongsuk Shin
◽
Jabeom Koo
◽
Won-Joo Yun
◽
Young Jung Choi
◽
Chulwoo Kim
Keyword(s):
Clock Generator
◽
Digital Converter
◽
Time To Digital Converter
◽
Phase Clock
◽
Multi Phase
Download Full-text
A 2-to-20 GHz Multi-Phase Clock Generator with Phase Interpolators Using Injection-Locked Oscillation Buffers for High-Speed IOs in 16nm FinFET
2019 IEEE Custom Integrated Circuits Conference (CICC)
◽
10.1109/cicc.2019.8780177
◽
2019
◽
Author(s):
Sanquan Song
◽
John Poulton
◽
Xi Chen
◽
Brian Zimmer
◽
Stephen G. Tell
◽
...
Keyword(s):
High Speed
◽
Clock Generator
◽
Phase Clock
◽
Multi Phase
Download Full-text
An asynchronous SAR ADC with gate-controlled ring oscillator for multi-phase clock generator
2014 12th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT)
◽
10.1109/icsict.2014.7021295
◽
2014
◽
Author(s):
Jifang Wu
◽
Fule Li
◽
Chun Zhang
Keyword(s):
Sar Adc
◽
Ring Oscillator
◽
Clock Generator
◽
Phase Clock
◽
Asynchronous Sar
◽
Multi Phase
Download Full-text
Adaptive-Bandwidth Mixing PLL/DLL Based Multi-Phase Clock Generator for Optimal Jitter Performance
IEEE Custom Integrated Circuits Conference 2006
◽
10.1109/cicc.2006.320967
◽
2006
◽
Cited By ~ 5
Author(s):
Amber Han-yuan Tan
◽
Gu-yeon Wei
Keyword(s):
Clock Generator
◽
Adaptive Bandwidth
◽
Phase Clock
◽
Multi Phase
Download Full-text
A 0.8-8 GHz 9.7 mW analog-digital dual-loop adaptive-bandwidth DLL based multi-phase clock generator
Proceedings of the 30th European Solid-State Circuits Conference
◽
10.1109/esscir.2004.1356696
◽
2004
◽
Cited By ~ 1
Author(s):
Tsung-Te Liu
◽
Chorng-Kuang Wang
Keyword(s):
Clock Generator
◽
Adaptive Bandwidth
◽
Phase Clock
◽
Multi Phase
Download Full-text
A digitally skew correctable multi-phase clock generator using a master-slave DLL
Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03.
◽
10.1109/iscas.2003.1205511
◽
2003
◽
Cited By ~ 1
Author(s):
A. Suzuki
◽
S. Kawahito
◽
D. Miyazaki
◽
M. Furuta
Keyword(s):
Clock Generator
◽
Phase Clock
◽
Multi Phase
Download Full-text
A 14 GHz DLL based low-jitter multi-phase clock generator for low-band ultra-wideband application
Proceedings of 2004 IEEE Asia-Pacific Conference on Advanced System Integrated Circuits APASIC-04
◽
10.1109/apasic.2004.1349487
◽
2004
◽
Author(s):
Tsung-Te Liu
◽
Chorng-Kuang Wang
Keyword(s):
Ultra Wideband
◽
Clock Generator
◽
Low Jitter
◽
Phase Clock
◽
Multi Phase
Download Full-text
Sign in / Sign up
Close
Export Citation Format
Close
Share Document
Close