An improved algorithm-driven methodology to optimize switched current memory cells by transistor sizing
Keyword(s):
2006 ◽
Vol 50
(2)
◽
pp. 115-126
◽
Keyword(s):
1999 ◽
Vol 46
(3)
◽
pp. 326-334
◽