A low power area efficient 10-bit SAR ADC with parasitic insensitive capacitive DAC

Author(s):  
B Bibin Raj ◽  
Devi Sreekumar
Sign in / Sign up

Export Citation Format

Share Document