Low power FIR filter implementation on FPGA using parallel Distributed Arithmetic
2020 ◽
Vol 23
(2)
◽
pp. 287-296
◽
Keyword(s):
Keyword(s):
Keyword(s):
Keyword(s):
2004 ◽
Vol 11
(5)
◽
pp. 463-466
◽
2017 ◽
Vol V
(IV)
◽
pp. 380-383
2017 ◽
Vol 10
(13)
◽
pp. 352
2015 ◽
Vol 132
(16)
◽
pp. 10-14
Keyword(s):