Layout-Aware Critical Path Delay Test Under Maximum Power Supply Noise Effects

Author(s):  
Junxia Ma ◽  
Mohammad Tehranipoor
Sign in / Sign up

Export Citation Format

Share Document