Two-dimensional semiconductor device simulation of trap-assisted generation-recombination noise under periodic large-signal conditions and its use for developing cyclostationary circuit simulation models

2003 ◽  
Vol 50 (5) ◽  
pp. 1353-1362 ◽  
Author(s):  
J.E. Sanchez ◽  
G. Bosman ◽  
M.E. Law
VLSI Design ◽  
1998 ◽  
Vol 6 (1-4) ◽  
pp. 91-95 ◽  
Author(s):  
A. Asenov ◽  
A. R. Brown ◽  
S. Roy ◽  
J. R. Barker

Topologically rectangular grids offer simplicity and efficiency in the design of parallel semiconductor device simulators tailored for mesh connected MIMD platforms. This paper presents several approaches to the generation of topologically rectangular 2D and 3D grids. The effects of the partitioning of such grids on different processor configurations are studied. A simulated annealing algorithm is used to optimise the partitioning of 2D and 3D grids on two dimensional arrays of processors. Problems related to the discretization, parallel matrix generation and solution strategy are discussed. The use of topologically rectangular grids is illustrated through the example of power electronic device simulation.


Sign in / Sign up

Export Citation Format

Share Document