IBIST/sup TM/ (interconnect built-in self-test) architecture and methodology for pci express: intel's next-generation test and validation methodology for performance IO

2004 ◽  
Author(s):  
J.J. Nejedlo
Keyword(s):  
Next Generation ◽  
Pci Express ◽  
Self Test ◽  
Built In Self Test ◽  
Test Architecture ◽  
Generation Test

Hardware Efficient Built-in Self-test Architecture for Power and Ground TSVs in 3D IC

2021 ◽  
Author(s):  
Donghyun Han ◽  
Youngkwang Lee ◽  
Sooryeong Lee ◽  
Sungho Kang
Keyword(s):  
3D Ic ◽  
Self Test ◽  
Built In Self Test ◽  
Test Architecture

Arithmetic module-based built-in self test architecture for two-pattern testing

2012 ◽  
Vol 6 (4) ◽  
pp. 195
Author(s):  
I. Voyiatzis ◽  
C. Efstathiou ◽  
H. Antonopoulou ◽  
A. Milidonis
Keyword(s):  
Self Test ◽  
Built In Self Test ◽  
Test Architecture

A Concurrent Built-In Self-Test Architecture Based on a Self-Testing RAM

2005 ◽  
Vol 54 (1) ◽  
pp. 69-78 ◽  
Author(s):  
I. Voyiatzis ◽  
A. Paschalis ◽  
D. Gizopoulos ◽  
N. Kranitis ◽  
C. Halatsis
Keyword(s):  
Self Testing ◽  
Self Test ◽  
Built In Self Test ◽  
Test Architecture
Sign in / Sign up

Export Citation Format

Share Document