VLSI architectures for high speed and low power implementation of 5/3 lifting discrete wavelet transform

2016 ◽  
Vol 12 (2/3) ◽  
pp. 254
Author(s):  
N. Usha Bhanu ◽  
A. Chilambuchelvan
Keyword(s):  
Wavelet Transform ◽  
Low Power ◽  
Discrete Wavelet Transform ◽  
High Speed ◽  
Discrete Wavelet ◽  
Vlsi Architectures

VLSI Architectures for Lifting Based Discrete Wavelet Transform – A Survey

2016 ◽  
Vol 3 (2) ◽  
pp. 323
Author(s):  
M. Kalaiarasi ◽  
T. Vigneswaran
Keyword(s):  
Wavelet Transform ◽  
Image Compression ◽  
Discrete Wavelet Transform ◽  
Video Compression ◽  
Perfect Reconstruction ◽  
Discrete Wavelet ◽  
Vlsi Architectures ◽  
3 Dimensional ◽  
Recursive Structures ◽  
Memory Power

<p>Image compression is a key technology in the development of various multimedia and communication applications. Perfect reconstruction of the image without any loss in picture quality and data is very important. This can be achieved with the Discrete Wavelet Transform (DWT), which is an efficient tool for image compression and video compression. The lifting based DWT architecture has the advantage of lower computational complexities and also requires less memory compared to the conventional convolution method. The existing DWT architectures are represented in terms of folded, flipping and recursive structures. The various architectures are discussed in terms of memory, power consumption and operating frequency involved with the given size of image and required levels of decomposition. This paper presents a survey of these architectures for 2-dimensional and 3-dimensional Discrete Wavelet Transform. This study is useful for deriving an efficient method for improving the speed and hardware complexities of existing architectures.</p>

Sign in / Sign up

Export Citation Format

Share Document