Energy-Scalable 4KB LDPC Decoding Architecture for NAND-Flash-Based Storage Systems

2016 ◽  
Vol E99.C (2) ◽  
pp. 293-301 ◽  
Author(s):  
Youngjoo LEE ◽  
Jaehwan JUNG ◽  
In-Cheol PARK
Keyword(s):  
Storage Systems ◽  
Nand Flash ◽  
Ldpc Decoding

Pair-Bit Errors Aware LDPC Decoding in MLC NAND Flash Memory

2019 ◽  
Vol 38 (12) ◽  
pp. 2312-2320 ◽  
Author(s):  
Meng Zhang ◽  
Fei Wu ◽  
Yajuan Du ◽  
Weihua Liu ◽  
Changsheng Xie
Keyword(s):  
Flash Memory ◽  
Nand Flash ◽  
Nand Flash Memory ◽  
Ldpc Decoding

CooECC: A Cooperative Error Correction Scheme to Reduce LDPC Decoding Latency in NAND Flash

2017 ◽  
Author(s):  
Meng Zhang ◽  
Fei Wu ◽  
Yajuan Du ◽  
Chengmo Yang ◽  
Changsheng Xie ◽  
...  
Keyword(s):  
Error Correction ◽  
Nand Flash ◽  
Ldpc Decoding ◽  
Correction Scheme

Exploiting Process Variation for Write Performance Improvement on NAND Flash Memory Storage Systems

2016 ◽  
Vol 24 (1) ◽  
pp. 334-337 ◽  
Author(s):  
Liang Shi ◽  
Yejia Di ◽  
Mengying Zhao ◽  
Chun Jason Xue ◽  
Kaijie Wu ◽  
...  
Keyword(s):  
Performance Improvement ◽  
Flash Memory ◽  
Storage Systems ◽  
Process Variation ◽  
Memory Storage ◽  
Nand Flash ◽  
Nand Flash Memory
Sign in / Sign up

Export Citation Format

Share Document