Classification of IC Process Deformation Characteristics Using Memory Fail Bitmaps
Keyword(s):
Abstract Building a portfolio of deformations is the key step for building better defect models for the test and yield learning domain. A viable approach to achieve this goal is through geometric characterization and classification of failure patterns found on memory fail bitmaps. In this paper, we present preliminary results on how to build such a portfolio of deformations for an IC technology of interest based on a fail bitmap analysis study conducted on large, modern SRAM memory products.
2018 ◽
Vol 510
◽
pp. 365-374
Keyword(s):
Keyword(s):
2008 ◽
Vol 07
(04)
◽
pp. 517-533
◽
2015 ◽
Vol 8
(1/2)
◽
pp. 11
Keyword(s):