In order to improve the real-time and flexible of FIR digital filter, a reconfigurable FIR filter system based on FPGA is designed. According to the filter specialties, the filter coefficients are calculated by the computer. And the configured coefficients of the multistage FIR filter are downloaded to the chip. The filtering computing is completed by the FPGA. The filtered data is transmitted to the computer through the USB2.0 interface for further processing, such as displaying, analyzing and storing. The states conversion between coefficients configuring mode and filtering mode is finished by FSM (Finite State Machine), which ensures the system to work orderly. The experimental results demonstrated that the coefficients configuring of the system is easy, which can adjust the filter coefficients flexibly according to the actual demand, and the filter is effective，that it can effectively filter out the noise signals.
A Finite State Machine Approach to Algorithmic Lateral Inhibition for Real-Time Motion Detection †
