Hardware Implementation of Instruction Level Parallel Architecture Incorporating Special Functional Units for Image Processing Algorithms
2008 ◽
Vol 18
(1)
◽
pp. 105-110
◽
1994 ◽
Vol 52
◽
pp. 42-43
2015 ◽
Vol 6
(1)
◽
pp. 71-89
◽