Full Scan Structure Application in the Design of 16 Bit MCU

2014 ◽  
Vol 981 ◽  
pp. 78-81 ◽  
Author(s):  
Hong Bo Pan ◽  
Ming Xin Song ◽  
Xing Jin ◽  
Jing Hua Yin

A design project of 16 bit RISC MCU with full scan structure by the tool of SYNOPSYSTM DFT COMPILER. The flip-flops can be linked into the chains; the memory modules in the MCU were tested by the technology of BIST; and the circuits were tested by the test vectors by ATPG. The chip test circuit include 8 chains, and cover rate can reach at 99.20%.

Author(s):  
M.W. Heath ◽  
W. Maly

Abstract This paper describes a fault identification algorithm for combinational and full-scan sequential circuits called FLOSPAT - Fault Localization by Sensitized Path Transformation [1,2]. The goal of fault identification is to localize a fault to the fewest possible gates and to determine the Boolean functions realized by those gates. Instead of choosing a fault model, FLOSPAT uses fault-independent sensitized path tracing [3] to localize functional deviations. Sensitized path transformation is used to adaptively generate test vectors which improve the diagnostic resolution. The output of FLOSPAT is used for physical defect diagnosis by cross-referencing gate-level defect dictionaries generated by the contamination-defect-fault mapper CODEF [4,5,6].


2019 ◽  
Vol 42 ◽  
Author(s):  
Olya Hakobyan ◽  
Sen Cheng

Abstract We fully support dissociating the subjective experience from the memory contents in recognition memory, as Bastin et al. posit in the target article. However, having two generic memory modules with qualitatively different functions is not mandatory and is in fact inconsistent with experimental evidence. We propose that quantitative differences in the properties of the memory modules can account for the apparent dissociation of recollection and familiarity along anatomical lines.


Author(s):  
Yoshinobu HIGAMI ◽  
Kewal K. SALUJA ◽  
Hiroshi TAKAHASHI ◽  
Shin-ya KOBAYASHI ◽  
Yuzo TAKAMATSU
Keyword(s):  

Author(s):  
Patricia Kristine Sheridan ◽  
Jason A Foster ◽  
Geoffrey S Frost

All Engineering Science students at the University of Toronto take the cornerstone Praxis Sequence of engineering design courses. In the first course in the sequence, Praxis I, students practice three types of engineering design across three distinct design projects. Previously the final design project had the students first frame and then develop conceptual design solutions for a self-identified challenge. While this project succeeded in providing an appropriate foundational design experience, it failed to fully prepare students for the more complex design experience in Praxis II. The project also failed to ingrain the need for clear and concise engineering communication, and the students’ lack of understanding of detail design inhibited their ability to make practical and realistic design decisions. A revised Product Design project in Praxis I was designed with the primary aims of: (a) pushing students beyond the conceptual design phase of the design process, and (b) simulating a real-world work environment by: (i) increasing the interdependence between student teams and (ii) increasing the students’ perceived value of engineering communication.


Author(s):  
Nabil Mohareb ◽  
Sara Maassarani

Current architecture studios are missing an important phase in the education process, which is constructing the students’ conceptual ideas on a real physical scale. The design-build approach enables the students to test their ideas, theories, material selection, construction methods, environmental constraints, simulation results, level of space functionality and other important aspects when used by real target clients in an existing context. This paper aims to highlight the importance of using the design-build method through discussing a design project case study carried out by the Masters of Architecture design programme students at Beirut Arab University, who have built prototype units for refugees on a 1:1 scale.


Author(s):  
Kristopher D. Staller ◽  
Corey Goodrich

Abstract Soft Defect Localization (SDL) is a dynamic laser-based failure analysis technique that can detect circuit upsets (or cause a malfunctioning circuit to recover) by generation of localized heat or photons from a rastered laser beam. SDL is the third and seldom used method on the LSM tool. Most failure analysis LSM sessions use the endo-thermic mode (TIVA, XIVA, OBIRCH), followed by the photo-injection mode (LIVA) to isolate most of their failures. SDL is seldom used or attempted, unless there is a unique and obvious failure mode that can benefit from the application. Many failure analysts, with a creative approach to the analysis, can employ SDL. They will benefit by rapidly finding the location of the failure mechanism and forgoing weeks of nodal probing and isolation. This paper will cover circuit signal conditioning to allow for fast dynamic failure isolation using an LSM for laser stimulation. Discussions of several cases will demonstrate how the laser can be employed for triggering across a pass/fail boundary as defined by voltage levels, supply currents, signal frequency, or digital flags. A technique for manual input of the LSM trigger is also discussed.


Sign in / Sign up

Export Citation Format

Share Document