ScienceGate
Advanced Search
Author Search
Journal Finder
Blog
Sign in / Sign up
ScienceGate
Search
Author Search
Journal Finder
Blog
Sign in / Sign up
2013 IEEE 43rd International Symposium on Multiple-Valued Logic
Latest Publications
TOTAL DOCUMENTS
70
(FIVE YEARS 0)
H-INDEX
6
(FIVE YEARS 0)
Published By IEEE
9781467360678, 9780769549767
Latest Documents
Most Cited Documents
Contributed Authors
Related Sources
Related Keywords
Latest Documents
Most Cited Documents
Contributed Authors
Related Sources
Related Keywords
Intersections with Slupecki Partial Clones on a Finite Set
2013 IEEE 43rd International Symposium on Multiple-Valued Logic
◽
10.1109/ismvl.2013.33
◽
2013
◽
Author(s):
L. Haddad
◽
K. Scholzel
Keyword(s):
Finite Set
Download Full-text
Highly Reliable Non-Volatile Logic Circuit Technology and Its Application
2013 IEEE 43rd International Symposium on Multiple-Valued Logic
◽
10.1109/ismvl.2013.32
◽
2013
◽
Cited By ~ 13
Author(s):
H. Kimura
◽
Z. Zhong
◽
Y. Mizuochi
◽
N. Kinouchi
◽
Y. Ichida
◽
...
Keyword(s):
Logic Circuit
◽
Circuit Technology
Download Full-text
Accurate and High-Speed Asynchronous Network-on-Chip Simulation Using Physical Wire-Delay Information
2013 IEEE 43rd International Symposium on Multiple-Valued Logic
◽
10.1109/ismvl.2013.11
◽
2013
◽
Cited By ~ 1
Author(s):
Takahiro Hanyu
◽
Yuma Watanabe
◽
Atsushi Matsumoto
Keyword(s):
High Speed
◽
Network On Chip
◽
Asynchronous Network
◽
Wire Delay
◽
On Chip
◽
Delay Information
Download Full-text
A Machine to Evaluate Decomposed Multi-Terminal Multi-Valued Decision Diagrams for Characteristic Functions
2013 IEEE 43rd International Symposium on Multiple-Valued Logic
◽
10.1109/ismvl.2013.6
◽
2013
◽
Author(s):
H. Nakahara
◽
T. Sasao
◽
M. Matsuura
Keyword(s):
Characteristic Functions
◽
Decision Diagrams
Download Full-text
Synthesis of Balanced Ternary Reversible Logic Circuit
2013 IEEE 43rd International Symposium on Multiple-Valued Logic
◽
10.1109/ismvl.2013.53
◽
2013
◽
Cited By ~ 5
Author(s):
B. Mondal
◽
P. Sarkar
◽
P. K. Saha
◽
S. Chakraborty
Keyword(s):
Reversible Logic
◽
Logic Circuit
Download Full-text
Lowering Error Floors in Stochastic Decoding of LDPC Codes Based on Wire-Delay Dependent Asynchronous Updating
2013 IEEE 43rd International Symposium on Multiple-Valued Logic
◽
10.1109/ismvl.2013.35
◽
2013
◽
Cited By ~ 2
Author(s):
N. Onizawa
◽
W. J. Gross
◽
T. Hanyu
◽
V. C. Gaudet
Keyword(s):
Ldpc Codes
◽
Wire Delay
◽
Asynchronous Updating
◽
Stochastic Decoding
◽
Error Floors
◽
Delay Dependent
Download Full-text
[Publisher's information]
2013 IEEE 43rd International Symposium on Multiple-Valued Logic
◽
10.1109/ismvl.2013.62
◽
2013
◽
Download Full-text
Computational Medical and Health Care Technology
2013 IEEE 43rd International Symposium on Multiple-Valued Logic
◽
10.1109/ismvl.2013.20
◽
2013
◽
Cited By ~ 1
Author(s):
Y. Hata
◽
H. Nakajima
Keyword(s):
Health Care
◽
Health Care Technology
◽
Care Technology
Download Full-text
A Graph-Based Approach to Designing Parallel Multipliers over Galois Fields Based on Normal Basis Representations
2013 IEEE 43rd International Symposium on Multiple-Valued Logic
◽
10.1109/ismvl.2013.5
◽
2013
◽
Cited By ~ 6
Author(s):
K. Okamoto
◽
N. Homma
◽
T. Aoki
Keyword(s):
Normal Basis
◽
Galois Fields
◽
Basis Representations
Download Full-text
Ternary Logic Network Justification Using Transfer Matrices
2013 IEEE 43rd International Symposium on Multiple-Valued Logic
◽
10.1109/ismvl.2013.57
◽
2013
◽
Cited By ~ 2
Author(s):
M. A. Thornton
◽
J. L. Dworak
Keyword(s):
Ternary Logic
◽
Transfer Matrices
◽
Logic Network
Download Full-text
Load More ...
Sign in / Sign up
Close
Export Citation Format
Close
Share Document
Close