2008 International Conference on Field-Programmable Technology
Latest Publications

TOTAL DOCUMENTS

(FIVE YEARS 0)

H-INDEX

(FIVE YEARS 0)

Published By IEEE

9781424427956, 9781424437832

Latest Documents Most Cited Documents Contributed Authors Related Sources Related Keywords

Synthesis of efficiently reconfigurable datapaths for reconfigurable computing

2008 International Conference on Field-Programmable Technology ◽

10.1109/fpt.2008.4762397 ◽

2008 ◽

Cited By ~ 4

Author(s):

Markus Rullmann ◽

Renate Merker

Keyword(s):

Reconfigurable Computing

Download Full-text

FPGA timing, power, signal integrity and other challenges at 65 and 45 nm

2008 International Conference on Field-Programmable Technology ◽

10.1109/fpt.2008.4762357 ◽

2008 ◽

Author(s):

Paul Leventis

Keyword(s):

Signal Integrity

Download Full-text

A new coarse-grained FPGA architecture exploration environment

2008 International Conference on Field-Programmable Technology ◽

10.1109/fpt.2008.4762399 ◽

2008 ◽

Author(s):

Husain Parvez ◽

Zied Marrakchi ◽

Umer Farooq ◽

Habib Mehrez

Keyword(s):

Coarse Grained ◽

Architecture Exploration ◽

Fpga Architecture ◽

Exploration Environment

Download Full-text

ACS: An Addressless Configuration Support for efficient partial reconfigurations

2008 International Conference on Field-Programmable Technology ◽

10.1109/fpt.2008.4762379 ◽

2008 ◽

Author(s):

Jenny Yi-Chun Kuo ◽

Anderson Kuei-An Ku ◽

Jingling Xue ◽

Oliver Diessel ◽

Usama Malik

Download Full-text

Design and Implementation of a High Performance Financial Monte-Carlo Simulation Engine on an FPGA Supercomputer

2008 International Conference on Field-Programmable Technology ◽

10.1109/fpt.2008.4762369 ◽

2008 ◽

Cited By ~ 3

Author(s):

Xiang Tian ◽

Khaled Benkrid

Keyword(s):

Monte Carlo Simulation ◽

Monte Carlo ◽

High Performance ◽

Design And Implementation ◽

Simulation Engine

Download Full-text

An on-chip testbed that emulates runtime traffic and reduces design verification time for FPGA designs

2008 International Conference on Field-Programmable Technology ◽

10.1109/fpt.2008.4762418 ◽

2008 ◽

Cited By ~ 1

Author(s):

Wayne Chen ◽

Lesley Shannon

Keyword(s):

Design Verification ◽

Verification Time ◽

On Chip

Download Full-text

Quad-level bit-stream signal processing on FPGAs

2008 International Conference on Field-Programmable Technology ◽

10.1109/fpt.2008.4762405 ◽

2008 ◽

Author(s):

Chiu-Wa Ng ◽

Ngai Wong ◽

Hayden Kwok-Hay So ◽

Tung-Sang Ng

Keyword(s):

Signal Processing ◽

Bit Stream

Download Full-text

An area-efficient FPGA realisation of a codebook-based image compression method

2008 International Conference on Field-Programmable Technology ◽

10.1109/fpt.2008.4762415 ◽

2008 ◽

Cited By ~ 2

Author(s):

Peter Zipf ◽

Heiko Hinkelmann ◽

Hui Shao ◽

Radu Dogaru ◽

Manfred Glesner

Keyword(s):

Image Compression ◽

Compression Method ◽

Area Efficient

Download Full-text

A scalable reconfiguration mechanism for fast dynamic reconfiguration

2008 International Conference on Field-Programmable Technology ◽

10.1109/fpt.2008.4762377 ◽

2008 ◽

Cited By ~ 4

Author(s):

Heiko Hinkelmann ◽

Peter Zipf ◽

Manfred Glesner

Keyword(s):

Dynamic Reconfiguration ◽

Fast Dynamic

Download Full-text

Re-visiting the challenges of programmable concurrent architectures

2008 International Conference on Field-Programmable Technology ◽

10.1109/fpt.2008.4762356 ◽

2008 ◽

Author(s):

Patrick Lysaght

Download Full-text

2008 International Conference on Field-Programmable TechnologyLatest Publications

TOTAL DOCUMENTS

H-INDEX

Published By IEEE

Synthesis of efficiently reconfigurable datapaths for reconfigurable computing

FPGA timing, power, signal integrity and other challenges at 65 and 45 nm

A new coarse-grained FPGA architecture exploration environment

ACS: An Addressless Configuration Support for efficient partial reconfigurations

Design and Implementation of a High Performance Financial Monte-Carlo Simulation Engine on an FPGA Supercomputer

An on-chip testbed that emulates runtime traffic and reduces design verification time for FPGA designs

Quad-level bit-stream signal processing on FPGAs

An area-efficient FPGA realisation of a codebook-based image compression method

A scalable reconfiguration mechanism for fast dynamic reconfiguration

Re-visiting the challenges of programmable concurrent architectures

2008 International Conference on Field-Programmable Technology
Latest Publications