ScienceGate
Advanced Search
Author Search
Journal Finder
Blog
Sign in / Sign up
ScienceGate
Search
Author Search
Journal Finder
Blog
Sign in / Sign up
An Area-Efficient Resistor-less On-Chip Frequency Reference for Ultra-Low Power Real-Time Clock Application
IEEJ Transactions on Electrical and Electronic Engineering
◽
10.1002/tee.22780
◽
2018
◽
Vol 13
(11)
◽
pp. 1633-1641
Author(s):
Hiroki Asano
◽
Tetsuya Hirose
◽
Toshihiro Ozaki
◽
Nobutaka Kuroki
◽
Masahiro Numa
Keyword(s):
Low Power
◽
Real Time
◽
Ultra Low Power
◽
Frequency Reference
◽
Real Time Clock
◽
On Chip
◽
Area Efficient
Download Full-text
Related Documents
Cited By
References
An area-efficient, 0.022-mm2, fully integrated resistor-less relaxation oscillator for ultra-low power real-time clock applications
2017 IEEE International Symposium on Circuits and Systems (ISCAS)
◽
10.1109/iscas.2017.8050350
◽
2017
◽
Cited By ~ 2
Author(s):
H. Asano
◽
T. Hirose
◽
T. Ozaki
◽
N. Kuroki
◽
M. Numa
Keyword(s):
Low Power
◽
Real Time
◽
Relaxation Oscillator
◽
Ultra Low Power
◽
Fully Integrated
◽
Real Time Clock
◽
Area Efficient
Download Full-text
A 32-kHz Real-Time Clock Oscillator with On-Chip PVT Variation Compensation Circuit for Ultra-Low Power MCUs
IEICE Transactions on Electronics
◽
10.1587/transele.e98.c.446
◽
2015
◽
Vol E98.C
(5)
◽
pp. 446-453
◽
Cited By ~ 2
Author(s):
Keishi TSUBAKI
◽
Tetsuya HIROSE
◽
Nobutaka KUROKI
◽
Masahiro NUMA
Keyword(s):
Low Power
◽
Real Time
◽
Compensation Circuit
◽
Ultra Low Power
◽
Real Time Clock
◽
On Chip
◽
Clock Oscillator
◽
Pvt Variation
Download Full-text
A 32kHz Crystal Oscillator Leveraging Voltage Scaling in an Ultra-Low Power 40NA Real-Time Clock
2018 31st IEEE International System-on-Chip Conference (SOCC)
◽
10.1109/socc.2018.8618534
◽
2018
◽
Author(s):
Mathieu Coustans
◽
Francois Krummenacher
◽
Maher Kayal
◽
Lucas Rossi
◽
Mario Dellea
◽
...
Keyword(s):
Low Power
◽
Real Time
◽
Voltage Scaling
◽
Crystal Oscillator
◽
Ultra Low Power
◽
Real Time Clock
Download Full-text
A Design of Fast-Settling, Low-Power 4.19-MHz Real-Time Clock Generator With Temperature Compensation and 15-dB Noise Reduction
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
◽
10.1109/tvlsi.2018.2806935
◽
2018
◽
Vol 26
(6)
◽
pp. 1151-1158
◽
Cited By ~ 1
Author(s):
Dong-Soo Lee
◽
Sung-Jin Kim
◽
Donggyu Kim
◽
Younggun Pu
◽
Sang-Sun Yoo
◽
...
Keyword(s):
Low Power
◽
Noise Reduction
◽
Real Time
◽
Temperature Compensation
◽
Clock Generator
◽
Real Time Clock
◽
Fast Settling
Download Full-text
An ultra-low power and area efficient 10 bit digital to analog converter architecture
2014 IEEE International Conference on Semiconductor Electronics (ICSE2014)
◽
10.1109/smelec.2014.6920858
◽
2014
◽
Cited By ~ 7
Author(s):
Iffa Binti Sharuddin
◽
L. Lee
Keyword(s):
Low Power
◽
Digital To Analog Converter
◽
Ultra Low Power
◽
Analog Converter
◽
Digital To Analog
◽
Area Efficient
Download Full-text
A miniature on-chip multi-functional ECG signal processor with 30 µW ultra-low power consumption
2010 Annual International Conference of the IEEE Engineering in Medicine and Biology
◽
10.1109/iembs.2010.5626658
◽
2010
◽
Author(s):
Xin Liu
◽
Yuan Jin Zheng
◽
Myint Wai Phyu
◽
Bin Zhao
◽
Minkyu Je
◽
...
Keyword(s):
Power Consumption
◽
Low Power
◽
Low Power Consumption
◽
Ecg Signal
◽
Ultra Low Power
◽
On Chip
◽
Signal Processor
Download Full-text
An Low-Power Area-Efficient Routing Analysis and Optimization for a Fat Tree-Based Optical Network-on-Chip (ONoC) Architectures
Sensor Letters
◽
10.1166/sl.2018.4033
◽
2018
◽
Vol 16
(11)
◽
pp. 862-876
◽
Cited By ~ 4
Author(s):
R. Poovendran
◽
S. Sumathi
Keyword(s):
Low Power
◽
Optical Network
◽
Network On Chip
◽
On Chip
◽
Area Efficient
Download Full-text
Chain-rule resistance: a new circuit principle for inherently linear ultra-low-power on-chip transconductances or transresistances
Electronics Letters
◽
10.1049/el:19960242
◽
1996
◽
Vol 32
(4)
◽
pp. 277
◽
Cited By ~ 9
Author(s):
W.A. Serdijn
◽
A.C. van der Woerd
◽
H.M. van Roermund
Keyword(s):
Low Power
◽
Chain Rule
◽
Ultra Low Power
◽
On Chip
Download Full-text
A low power, high dynamic range and area efficient cyclic on-chip delay measurement architecture
2014 26th International Conference on Microelectronics (ICM)
◽
10.1109/icm.2014.7071807
◽
2014
◽
Author(s):
R. Krishnamurthy
◽
M.S. Hashmi
Keyword(s):
Low Power
◽
Dynamic Range
◽
High Dynamic Range
◽
Delay Measurement
◽
High Dynamic
◽
On Chip
◽
Area Efficient
Download Full-text
A high-speed ultra-low power 64K CMOS EPROM with on-chip test functions
IEEE Journal of Solid-State Circuits
◽
10.1109/jssc.1983.1051993
◽
1983
◽
Vol 18
(5)
◽
pp. 554-561
◽
Cited By ~ 7
Author(s):
M.W. Knecht
◽
M.H. Manley
◽
D.C. Perasso
◽
J.F. Thomas
◽
P. Keshtbod
◽
...
Keyword(s):
Low Power
◽
High Speed
◽
Test Functions
◽
Ultra Low Power
◽
On Chip
Download Full-text
Sign in / Sign up
Close
Export Citation Format
Close
Share Document
Close