Automation of Translating Unit-Level Verification Scenarios for Test Vector Generation of SoC
Keyword(s):
Keyword(s):
2002 ◽
Vol 21
(12)
◽
pp. 1502-1508
Keyword(s):
Keyword(s):