Automation of Translating Unit-Level Verification Scenarios for Test Vector Generation of SoC

Author(s):  
Rahul Anilkumar ◽  
B. K. S. V. L. Varaprasad ◽  
K. Padmapriya
1995 ◽  
Vol 45 (3) ◽  
pp. 255-265
Author(s):  
M.V. Atre ◽  
V. Latha

Sign in / Sign up

Export Citation Format

Share Document