The design and 3D simulation of a new high-speed half adder based on graphene resonators

2021 ◽  
Vol 142 ◽  
pp. 107280
Author(s):  
Masoud Mohammadi ◽  
Fatemeh Moradiani ◽  
Saeed Olyaee ◽  
Mahmood Seifouri
Keyword(s):  
2021 ◽  
Vol 0 (0) ◽  
Author(s):  
Hamed Azhdari ◽  
Sahel Javahernia

Abstract Increasing the speed of operation in all optical signal processing is very important. For reaching this goal one needs high speed optical devices. Optical half adders are one of the important building blocks required in optical processing. In this paper an optical half adder was proposed by combining nonlinear photonic crystal ring resonators with optical waveguides. Finite difference time domain method wase used for simulating the final structure. The simulation results confirmed that the rise time for the proposed structure is about 1 ps.


2019 ◽  
Vol 226 ◽  
pp. 868-878 ◽  
Author(s):  
Yong Deng ◽  
Xue Luo ◽  
Fan Gu ◽  
Yuqing Zhang ◽  
Robert L. Lytton

2021 ◽  
Author(s):  
sehajpal kaur ◽  
Maninder Lal Singh ◽  
Priyanka . ◽  
Mandeep Singh

Abstract By exploiting the phenomena of optical switching, different logic functions for all-optical digital signal processing has been projected. This paper presents the application of optical switching to design of all-optical half adder and half subtractor by Mach-Zehnder interferometer. All-Optical half adder and half subtractor are designed with the optimized structure of 2 × 2 Mach-Zehnder interferometer switch by electro-optic effect in lithium niobate. Numerical simulations of the proposed structure have been conducted to verify the suitability of the designed structure using Opti-BPM software. The implementation of proposed structures is simulated in MATLAB software along with the mathematical description. It is interesting to analyze that the proposed structures are useful to generate combinational and sequential logic circuits in high-speed optical signal processing and switching network.


2011 ◽  
Vol 8 (3) ◽  
pp. 293-306 ◽  
Author(s):  
Ravi Nirlakalla ◽  
Rao Subba ◽  
Talari Jayachandra-Prasad

This paper describes high speed compressors for high speed parallel multipliers like Booth Multiplier, Wallace Tree Multiplier in Digital Signal Processing (DSP). This paper presents 4-3, 5-3, 6-3 and 7-3 compressors for high speed multiplication. These compressors reduce vertical critical path more rapidly than conventional compressors. A 5-3 conventional compressor can take four steps to reduce bits from 5 to 3, but the proposed 5-3 takes only 2 steps. These compressors are simulated with H-Spice at a temperature of 25?C at a supply voltage 2.0V using 90nm MOSIS technology. The Power, Delay, Power Delay Product (PDP) and Energy Delay Product (EDP) of the compressors are calculated to analyze the total propagation delay and energy consumption. All the compressors are designed with half adder and full Adders only.


2021 ◽  
Vol 0 (0) ◽  
Author(s):  
Alireza Shamsi

Abstract In this paper a high speed optical half adder is designed. The working mechanism of the proposed structure is based on optical threshold switching. Three nonlinear ring resonators are used for this purpose. These nonlinear ring resonators are created by adding doped glass based rods inside the resonant rings. The proposed structure works with optical waves with central wavelength and optical intensity equal to 1550 nm and 1 W/μm2 respectively. The rise time is 2 ps.


2014 ◽  
Vol 18 (6) ◽  
pp. 639-645 ◽  
Author(s):  
Simranjit Singh ◽  
Rajinder Singh Kaler ◽  
Rupinder Kaur

Sign in / Sign up

Export Citation Format

Share Document