Time redundancy and gate sizing soft error-tolerant based adder design

Integration ◽  
2021 ◽  
Vol 78 ◽  
pp. 49-59
Author(s):  
Aiman H. El-Maleh ◽  
Ghashmi H. Bin Talib
Keyword(s):  
Soft Error ◽  
Gate Sizing ◽  
Time Redundancy

scholarly journals General Methodology for Soft-Error-Aware Power Optimization Using Gate Sizing

2008 ◽  
Vol 27 (10) ◽  
pp. 1788-1797 ◽  
Author(s):  
F. Dabiri ◽  
A. Nahapetian ◽  
T. Massey ◽  
M. Potkonjak ◽  
M. Sarrafzadeh
Keyword(s):  
Power Optimization ◽  
Soft Error ◽  
Gate Sizing ◽  
General Methodology

scholarly journals Soft Error Reliability Improvement of Digital Circuits by Exploiting a Fast Gate Sizing Scheme

IEEE Access ◽  
2019 ◽  
Vol 7 ◽  
pp. 66485-66495 ◽  
Author(s):  
Mohsen Raji ◽  
M. Amin Sabet ◽  
Behnam Ghavami
Keyword(s):  
Digital Circuits ◽  
Soft Error ◽  
Gate Sizing ◽  
Reliability Improvement

scholarly journals An Error Correction Scheme through Time Redundancy for Enhancing Persistent Soft-Error Tolerance of CGRAs

2015 ◽  
Vol E98.C (7) ◽  
pp. 741-750
Author(s):  
Takashi IMAGAWA ◽  
Masayuki HIROMOTO ◽  
Hiroyuki OCHI ◽  
Takashi SATO
Keyword(s):  
Error Correction ◽  
Soft Error ◽  
Error Tolerance ◽  
Time Redundancy ◽  
Correction Scheme
Sign in / Sign up

Export Citation Format

Share Document