Fine resolution delay tuning method to improve the linearity of an unbalanced time-to-digital converter on a Xilinx FPGA
Keyword(s):
2015 ◽
Vol 62
(5)
◽
pp. 2003-2009
◽
Keyword(s):
2020 ◽
Vol 67
(8)
◽
pp. 2532-2545
Keyword(s):