Applications of distributed digital control algorithms to power stations

1988 ◽  
pp. 335-363
Author(s):  
J. N. Wallace
Keyword(s):  
Digital Control ◽  
Control Algorithms ◽  
Power Stations

Optimal control algorithms for space-based nuclear power stations with thermal reactors

1991 ◽  
Vol 71 (5) ◽  
pp. 872-876
Author(s):  
I. V. Afanas'eva ◽  
E. E. Khabotinskii ◽  
G. A. Zaritskii
Keyword(s):  
Optimal Control ◽  
Nuclear Power ◽  
Control Algorithms ◽  
Power Stations ◽  
Optimal Control Algorithms

scholarly journals Experimental Evaluation of a Control System Based on a Dual-DSP Architecture for a Unified Power Quality Conditioner

Energies ◽  
2019 ◽  
Vol 12 (9) ◽  
pp. 1694 ◽  
Author(s):  
Luís Monteiro ◽  
Bruno Exposto ◽  
Gabriel Pinto ◽  
Vitor Monteiro ◽  
Maurício Aredes ◽  
...  
Keyword(s):  
Control System ◽  
Power Quality ◽  
Digital Control ◽  
Experimental Evaluation ◽  
Sampling Rate ◽  
Global Perspective ◽  
Control Algorithms ◽  
Unified Power Quality Conditioner ◽  
Dsp Architecture ◽  
Power Quality Conditioner

An experimental evaluation of a digital control system based on a dual Digital Signal Processor (DSP) architecture is proposed for a three phase Unified Power Quality Conditioner (UPQC). A classical UQPC is constituted by two power conditioners, connected in series and shunted with the power grid, and sharing a common DC-link. In a smart grid scenario of operation, a UPQC will be fundamental for compensating power quality problems, also contributing to improving the efficiency of the electrical grids from a global perspective. The UPQC operation requires a bidirectional energy transfer between the two power conditioners, however, respecting some constraints, they can be controlled independently. In order to take advantage of this characteristic, the control algorithms can be executed on two independent DSPs, without any communication between them and maintaining the operational characteristics of the UPQC. Comparing with the classical control architecture based on a single DSP, with the proposed dual DSP architecture, the computational effort of each DSP is decreased of about 35%, allowing to increase the sampling rate. Therefore, the main advantages of the proposed approach are the minimization of delays caused by the processing time, which are very common in digital control systems, as well as the increment of the UPQC performance. Along the paper, detailed analysis of the processing speed and memory requirements to implement the UPQC control algorithms in both DSPs is presented. The paper also presents a set of detailed experimental results, obtained with a developed 5 kVA laboratory prototype of UPQC, which was used to evaluate the performance of the proposed dual DSP architecture.

Sign in / Sign up

Export Citation Format

Share Document