scholarly journals Digital Error Correction Logic for Pipelined ADC Using 1.5Bits/Stage

Author(s):  
Y. Srikanth ◽  
Ch. Rajendra Prasad ◽  
Koteshwar Rao Danthamala ◽  
P. Ramchandar Rao ◽  
A. Chakradhar
Sign in / Sign up

Export Citation Format

Share Document