burst error
Recently Published Documents


TOTAL DOCUMENTS

335
(FIVE YEARS 24)

H-INDEX

18
(FIVE YEARS 2)

2021 ◽  
Author(s):  
Donggeun Lee ◽  
Eunyoung Cho ◽  
Sang-Hyo Kim
Keyword(s):  

2021 ◽  
Author(s):  
Pavel Skvortcov ◽  
Toshiaki Koike-Akino ◽  
David S. Millar ◽  
Keisuke Kojima ◽  
Kieran Parsons

Author(s):  
Vivek Kumar Srivastava ◽  
Shreya ◽  
Amrindra Pal ◽  
Sandeep Sharma
Keyword(s):  

2020 ◽  
Vol 16 (1) ◽  
pp. 19-29
Author(s):  
Caterina Travan ◽  
Francesca Vatta ◽  
Fulvio Babich

The behaviour of a transmission channel may be simulated using the performance abilities of current generation multiprocessing hardware, namely, a multicore Central Processing Unit (CPU), a general purpose Graphics Processing Unit (GPU), or a Field Programmable Gate Array (FPGA). These were investigated by Cullinan et al. in a recent paper (published in 2012) where these three devices capabilities were compared to determine which device would be best suited towards which specific task. In particular, it was shown that, for the application which is objective of our work (i.e., for a transmission channel simulation), the FPGA is 26.67 times faster than the GPU and 10.76 times faster than the CPU. Motivated by these results, in this paper we propose and present a direct hardware emulation. In particular, a Cyclone II FPGA architecture is implemented to simulate a burst error channel behaviour, in which errors are clustered together, and a burst erasure channel behaviour, in which the erasures are clustered together. The results presented in the paper are valid for any FPGA architecture that may be considered for this scope.


Sign in / Sign up

Export Citation Format

Share Document