A slew-rate enhancement technique based on current comparator and capacitive-coupled push-pull output stage for CMOS amplifiers

Author(s):  
Pui Ying Or ◽  
Ka Nang Leung
2010 ◽  
Vol 19 (02) ◽  
pp. 325-334 ◽  
Author(s):  
DAVIDE MARANO ◽  
GAETANO PALUMBO ◽  
SALVATORE PENNISI

The present paper addresses an improved low-power high-speed buffer amplifier topology for large-size liquid crystal display applications. The proposed buffer achieves high-speed driving performance while drawing a low quiescent current during static operation. The circuit offers enhanced slewing capabilities with a limited power consumption by exploiting a slew detector which monitors the output voltage of the input differential amplifier and outputs an additional current signal providing slew-rate enhancement at the output stage. Post-layout simulations show that the proposed buffer can drive a 1 nF column line load with 8.5 V/μs slew-rate and 0.8 μs settling time, while drawing only 8 μA static current from a 3 V power supply.


2014 ◽  
Vol 45 (6) ◽  
pp. 708-718 ◽  
Author(s):  
Yanhan Zeng ◽  
Yuankun Xu ◽  
Miaowang Zeng ◽  
Hong-Zhou Tan

Sign in / Sign up

Export Citation Format

Share Document