Area and Energy Efficient 2D Max-Pooling For Convolutional Neural Network Hardware Accelerator

2020 ◽  
Author(s):  
Bin Zhao ◽  
Yi Sheng Chong ◽  
Anh Tuan Do
Keyword(s):  
Neural Network ◽  
Convolutional Neural Network ◽  
Energy Efficient ◽  
Hardware Accelerator ◽  
Max Pooling ◽  
Neural Network Hardware

FPGA Design of High-Speed Convolutional Neural Network Hardware Accelerator

2021 ◽  
Author(s):  
Ahmed J. Abd El-Maksoud ◽  
Abdallah Mohamed ◽  
Ahmed Tarek ◽  
Amr Adel ◽  
Amr Eid ◽  
...  
Keyword(s):  
Neural Network ◽  
Convolutional Neural Network ◽  
High Speed ◽  
Hardware Accelerator ◽  
Fpga Design ◽  
Neural Network Hardware

A RRAM based Max-Pooling Scheme for Convolutional Neural Network

2021 ◽  
Author(s):  
Yaotian Ling ◽  
Zongwei Wang ◽  
Yunfan Yang ◽  
Zhizhen Yu ◽  
Qilin Zheng ◽  
...  
Keyword(s):  
Neural Network ◽  
Convolutional Neural Network ◽  
Max Pooling

Wafer‐Scale 2D Hafnium Diselenide Based Memristor Crossbar Array for Energy‐Efficient Neural Network Hardware

2021 ◽  
pp. 2103376 ◽  
Author(s):  
Sifan Li ◽  
Mei‐Er Pam ◽  
Yesheng Li ◽  
Li Chen ◽  
Yu‐Chieh Chien ◽  
...  
Keyword(s):  
Neural Network ◽  
Energy Efficient ◽  
Wafer Scale ◽  
Crossbar Array ◽  
Neural Network Hardware ◽  
Memristor Crossbar
Sign in / Sign up

Export Citation Format

Share Document