A Magnetic Tunnel Junction based True Random Number Generator with conditional perturb and real-time output probability tracking

2014 ◽  
Author(s):  
Won Ho Choi ◽  
Yang Lv ◽  
Jongyeon Kim ◽  
Abhishek Deshpande ◽  
Gyuseong Kang ◽  
...  
Keyword(s):  
Real Time ◽  
Tunnel Junction ◽  
Random Number ◽  
Random Number Generator ◽  
Magnetic Tunnel Junction ◽  
Number Generator ◽  
True Random Number Generator ◽  
Output Probability

0.4 mW, 0.27 pJ/bit true random number generator using jitter, metastability and current starved topology

2020 ◽  
Vol 14 (7) ◽  
pp. 1001-1011
Author(s):  
Dhirendra Kumar ◽  
Rahul Anand ◽  
Sajai Vir Singh ◽  
Prasanna Kumar Misra ◽  
Ashok Srivastava ◽  
...  
Keyword(s):  
Random Number ◽  
Random Number Generator ◽  
Number Generator ◽  
True Random Number Generator

scholarly journals A High‐Speed True Random Number Generator Based on a Cu x Te 1− x Diffusive Memristor

2021 ◽  
pp. 2100062
Author(s):  
Kyung Seok Woo ◽  
Jaehyun Kim ◽  
Janguk Han ◽  
Jin Myung Choi ◽  
Woohyun Kim ◽  
...  
Keyword(s):  
High Speed ◽  
Random Number ◽  
Random Number Generator ◽  
Number Generator ◽  
True Random Number Generator

scholarly journals True Random Number Generator Based on Fibonacci-Galois Ring Oscillators for FPGA

2021 ◽  
Vol 11 (8) ◽  
pp. 3330
Author(s):  
Pietro Nannipieri ◽  
Stefano Di Matteo ◽  
Luca Baldanzi ◽  
Luca Crocetti ◽  
Jacopo Belli ◽  
...  
Keyword(s):  
Field Programmable Gate Array ◽  
Random Number ◽  
Random Number Generator ◽  
Random Number Generation ◽  
Galois Ring ◽  
Number Generator ◽  
True Random Number Generator ◽  
Number Generation ◽  
Field Programmable ◽  
Gate Array

Random numbers are widely employed in cryptography and security applications. If the generation process is weak, the whole chain of security can be compromised: these weaknesses could be exploited by an attacker to retrieve the information, breaking even the most robust implementation of a cipher. Due to their intrinsic close relationship with analogue parameters of the circuit, True Random Number Generators are usually tailored on specific silicon technology and are not easily scalable on programmable hardware, without affecting their entropy. On the other hand, programmable hardware and programmable System on Chip are gaining large adoption rate, also in security critical application, where high quality random number generation is mandatory. The work presented herein describes the design and the validation of a digital True Random Number Generator for cryptographically secure applications on Field Programmable Gate Array. After a preliminary study of literature and standards specifying requirements for random number generation, the design flow is illustrated, from specifications definition to the synthesis phase. Several solutions have been studied to assess their performances on a Field Programmable Gate Array device, with the aim to select the highest performance architecture. The proposed designs have been tested and validated, employing official test suites released by NIST standardization body, assessing the independence from the place and route and the randomness degree of the generated output. An architecture derived from the Fibonacci-Galois Ring Oscillator has been selected and synthesized on Intel Stratix IV, supporting throughput up to 400 Mbps. The achieved entropy in the best configuration is greater than 0.995.

Sign in / Sign up

Export Citation Format

Share Document