A preprocessing architecture for resolution enhancement in high speed analog-to-digital converters

Author(s):  
J.A. Esparza ◽  
P.E. Pace
Sign in / Sign up

Export Citation Format

Share Document