ScienceGate
Advanced Search
Author Search
Journal Finder
Blog
Sign in / Sign up
ScienceGate
Search
Author Search
Journal Finder
Blog
Sign in / Sign up
A high-resolution and fast-conversion time-to-digital converter
Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03.
◽
10.1109/iscas.2003.1205494
◽
2003
◽
Author(s):
Chorng-Sii Hwang
◽
Poki Chen
◽
Hen-Wai Tsao
Keyword(s):
High Resolution
◽
Digital Converter
◽
Time To Digital Converter
◽
Conversion Time
Download Full-text
Related Documents
Cited By
References
A high-resolution and one-cycle conversion time-to-digital converter architecture for PET image applications
2013 35th Annual International Conference of the IEEE Engineering in Medicine and Biology Society (EMBC)
◽
10.1109/embc.2013.6610038
◽
2013
◽
Author(s):
Duo Sheng
◽
Ching-Che Chung
◽
Chih-Chung Huang
◽
Jia-Wei Jian
Keyword(s):
High Resolution
◽
Digital Converter
◽
Time To Digital Converter
◽
Conversion Time
Download Full-text
A high resolution time-to-digital converter on FPGA for Time-Correlated Single Photon Counting
2012 IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS)
◽
10.1109/mwscas.2012.6292166
◽
2012
◽
Author(s):
Qiuchen Yuan
◽
Bowei Zhang
◽
Jerry Wu
◽
Mona E. Zaghloul
Keyword(s):
High Resolution
◽
Single Photon
◽
Photon Counting
◽
Digital Converter
◽
Resolution Time
◽
Single Photon Counting
◽
Time To Digital Converter
Download Full-text
A high resolution Time-to-Digital Converter (TDC) based on self-calibrated Digital-to-Time Converter (DTC)
2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS)
◽
10.1109/mwscas.2017.8053013
◽
2017
◽
Author(s):
Tingbing Ouyang
◽
Bo Wang
◽
Lizhao Gao
◽
Jiangtao Gu
◽
Chao Zhang
Keyword(s):
High Resolution
◽
Digital Converter
◽
Resolution Time
◽
Time To Digital Converter
Download Full-text
A high resolution, multi-path gated ring oscillator based Vernier Time-to-Digital Converter
2011 Semiconductor Conference Dresden
◽
10.1109/scd.2011.6068695
◽
2011
◽
Cited By ~ 3
Author(s):
Majid Memarian Sorkhabi
◽
Siroos Toofan
Keyword(s):
High Resolution
◽
Ring Oscillator
◽
Digital Converter
◽
Time To Digital Converter
Download Full-text
FPGA Based High Resolution Time to Digital Converter
Harnessing VLSI System Design with EDA Tools
◽
10.1007/978-94-007-1864-7_5
◽
2011
◽
pp. 127-146
◽
Cited By ~ 1
Author(s):
Rajanish K. Kamat
◽
Santosh A. Shinde
◽
Pawan K. Gaikwad
◽
Hansraj Guhilot
Keyword(s):
High Resolution
◽
Digital Converter
◽
Resolution Time
◽
Time To Digital Converter
Download Full-text
High resolution time-to-digital converter using low resources FPGA for time-of-flight measurement
Microelectronics Journal
◽
10.1016/j.mejo.2020.104822
◽
2020
◽
Vol 101
◽
pp. 104822
Author(s):
Safwat M. Ramzy
◽
Khadiga Hares
Keyword(s):
High Resolution
◽
Time Of Flight
◽
Digital Converter
◽
Resolution Time
◽
Time To Digital Converter
◽
Flight Measurement
Download Full-text
A high resolution time-to-digital converter using two-level vernier delay line technique
2007 IEEE Nuclear Science Symposium Conference Record
◽
10.1109/nssmic.2007.4436330
◽
2007
◽
Cited By ~ 9
Author(s):
G. H. Li
◽
H. P. Chou
Keyword(s):
High Resolution
◽
Delay Line
◽
Digital Converter
◽
Resolution Time
◽
Time To Digital Converter
Download Full-text
A wide-range, high-resolution time to digital converter using a three-level structure
2017 IEEE Electrical Design of Advanced Packaging and Systems Symposium (EDAPS)
◽
10.1109/edaps.2017.8276914
◽
2017
◽
Author(s):
Mei Jiang
◽
Yanzhe He
Keyword(s):
High Resolution
◽
Level Structure
◽
Digital Converter
◽
Resolution Time
◽
Time To Digital Converter
◽
Wide Range
Download Full-text
Energy Efficient All-Digital Phase Locked Loop Architecture Design on High Resolution Fast Clocking Time to Digital Converter (TDC) Using Model Prescient Control (MPC) Technique
Wireless Personal Communications
◽
10.1007/s11277-018-5371-8
◽
2018
◽
Vol 102
(4)
◽
pp. 3343-3359
◽
Cited By ~ 1
Author(s):
T. M. Sathish Kumar
◽
P. S. Periasamy
Keyword(s):
High Resolution
◽
Energy Efficient
◽
Phase Locked Loop
◽
Architecture Design
◽
Digital Converter
◽
Time To Digital Converter
◽
Digital Phase
Download Full-text
Implementation of Integrating a High Resolution Time-to-Digital Converter with an Embedded Processor System on Low-Cost FPGA
2019 International SoC Design Conference (ISOCC)
◽
10.1109/isocc47750.2019.9027738
◽
2019
◽
Author(s):
Wei-Da Chen
◽
You-Chen Zhang
◽
Hui-Yu Liang
Keyword(s):
High Resolution
◽
Low Cost
◽
Digital Converter
◽
Resolution Time
◽
Embedded Processor
◽
Time To Digital Converter
Download Full-text
Sign in / Sign up
Close
Export Citation Format
Close
Share Document
Close