ScienceGate
Advanced Search
Author Search
Journal Finder
Blog
Sign in / Sign up
ScienceGate
Search
Author Search
Journal Finder
Blog
Sign in / Sign up
Logic Circuit and Memory Design for In-Memory Computing Applications using Bipolar RRAMs
2019 IEEE International Symposium on Circuits and Systems (ISCAS)
◽
10.1109/iscas.2019.8702555
◽
2019
◽
Cited By ~ 3
Author(s):
Zongxian Yang
◽
Lan Wei
Keyword(s):
Logic Circuit
◽
Memory Design
Download Full-text
Related Documents
Cited By
References
An RNAi-enhanced Logic Circuit for Cancer Specific Detection and Destruction
10.21236/ada542442
◽
2010
◽
Author(s):
Ron Weiss
◽
Liliana Wroblewska
Keyword(s):
Logic Circuit
◽
Specific Detection
Download Full-text
An RNAi-Enhanced Logic Circuit for Cancer Specific Detection and Destruction
10.21236/ada567986
◽
2012
◽
Author(s):
Ron Weiss
◽
Liliana Wroblewska
◽
Zhen Xie
Keyword(s):
Logic Circuit
◽
Specific Detection
Download Full-text
Thread Batching for High-performance Energy-efficient GPU Memory Design
ACM Journal on Emerging Technologies in Computing Systems
◽
10.1145/3330152
◽
2019
◽
Vol 15
(4)
◽
pp. 1-21
Author(s):
Bing Li
◽
Mengjie Mao
◽
Xiaoxiao Liu
◽
Tao Liu
◽
Zihao Liu
◽
...
Keyword(s):
Energy Efficient
◽
High Performance
◽
Memory Design
Download Full-text
Analyzing the Performance of 7nm FinFET Based Logic Circuit for the Signal Processing in Neural Network
2020 IEEE Recent Advances in Intelligent Computational Systems (RAICS)
◽
10.1109/raics51191.2020.9332500
◽
2020
◽
Author(s):
Rajeev Kumar Pandey
◽
Sanjeev Kumar Pandey
Keyword(s):
Neural Network
◽
Signal Processing
◽
Logic Circuit
Download Full-text
Compact Single-Phase-Search Multistate Content-Addressable Memory Design Using One FeFET/Cell
IEEE Transactions on Electron Devices
◽
10.1109/ted.2020.3039477
◽
2020
◽
pp. 1-9
Author(s):
Ramin Rajaei
◽
Mohammad Mehdi Sharifi
◽
Arman Kazemi
◽
Michael Niemier
◽
Xiaobo Sharon Hu
Keyword(s):
Single Phase
◽
Content Addressable Memory
◽
Memory Design
Download Full-text
16.2 eDRAM-CIM: Compute-In-Memory Design with Reconfigurable Embedded-Dynamic-Memory Array Realizing Adaptive Data Converters and Charge-Domain Computing
2021 IEEE International Solid- State Circuits Conference (ISSCC)
◽
10.1109/isscc42613.2021.9365932
◽
2021
◽
Author(s):
Shanshan Xie
◽
Can Ni
◽
Aseem Sayal
◽
Pulkit Jain
◽
Fatih Hamzaoglu
◽
...
Keyword(s):
Data Converters
◽
Dynamic Memory
◽
Memory Design
◽
Memory Array
Download Full-text
Variation-Tolerant Separated Pre-Charge Sense Amplifier for Resistive Non-Volatile logic circuit
2020 International SoC Design Conference (ISOCC)
◽
10.1109/isocc50952.2020.9333037
◽
2020
◽
Author(s):
Jooyoon Kim
◽
Jongsun Park
Keyword(s):
Logic Circuit
◽
Sense Amplifier
Download Full-text
An N-Channel Band-to-Band Tunneling Flash Memory Design Optimization
Solid State Electronics Letters
◽
10.1016/j.ssel.2021.02.001
◽
2020
◽
Vol 2
◽
pp. 140-145
Author(s):
Wing-Kong Ng
◽
Wing-Shan Tam
◽
Chi-Wah Kok
Keyword(s):
Design Optimization
◽
Flash Memory
◽
Memory Design
◽
Band To Band Tunneling
Download Full-text
Direct Laser Patterning of a 2D WSe 2 Logic Circuit
Advanced Functional Materials
◽
10.1002/adfm.202009549
◽
2021
◽
pp. 2009549
Author(s):
Chao Zhu
◽
Xiaoxu Zhao
◽
Xiaowei Wang
◽
Jieqiong Chen
◽
Peng Yu
◽
...
Keyword(s):
Logic Circuit
◽
Laser Patterning
◽
Direct Laser
Download Full-text
Synthesis of Balanced Ternary Reversible Logic Circuit
2013 IEEE 43rd International Symposium on Multiple-Valued Logic
◽
10.1109/ismvl.2013.53
◽
2013
◽
Cited By ~ 5
Author(s):
B. Mondal
◽
P. Sarkar
◽
P. K. Saha
◽
S. Chakraborty
Keyword(s):
Reversible Logic
◽
Logic Circuit
Download Full-text
Sign in / Sign up
Close
Export Citation Format
Close
Share Document
Close