System-Level Optimization of Switched-Capacitor VRM and Core for Sub/Near- $V_{t}$ Computing

2014 ◽  
Vol 61 (9) ◽  
pp. 726-730
Author(s):  
Sai Zhang ◽  
Naresh R. Shanbhag ◽  
Philip T. Krein
2010 ◽  
Vol 21 (02) ◽  
pp. 191-210 ◽  
Author(s):  
SCOTT LITTLE ◽  
DAVID WALTER ◽  
KEVIN JONES ◽  
CHRIS MYERS ◽  
ALPER SEN

Verification of analog/mixed-signal (AMS) circuits is complicated by the difficulty of obtaining circuit models at suitable levels of abstraction. We propose a method to automatically generate abstract models suitable for formal verification and system-level simulation from transistor-level simulation traces. This paper discusses the application of the proposed methodology to a switched capacitor integrator and PLL phase detector.


2020 ◽  
Vol 11 (1) ◽  
pp. 1
Author(s):  
Alessandro Catania ◽  
Mattia Cicalini ◽  
Massimo Piotto ◽  
Paolo Bruschi ◽  
Michele Dei

Slew-rate enhancement (SRE) techniques assist the charge transfer process in OTA-based switched-capacitor circuits. Parallel-type slew-rate enhancement circuits, i.e., circuits that provide a feed-forward path external to the main OTA, are attractive solutions, since they introduce a further degree of freedom in the speed/power consumption design space without affecting other specifications regarding the main OTA. This technique lends itself to be employed jointly with advanced OTA topologies in order to compose a highly energy efficient OTA/SRE system. However, insights in design choices such as power optimization are still missing for such systems. Here we discuss system level choices with the help of a simple model. Using precise electrical simulations, we demonstrate energy savings greater than 30% for different OTA/SRE systems implemented in a standard 180-nm CMOS technology.


1998 ◽  
Author(s):  
Martin P. Charns ◽  
Victoria A. Parker ◽  
William H. Wubbenhorst
Keyword(s):  

2018 ◽  
Vol 4 (3) ◽  
pp. 228-244 ◽  
Author(s):  
Ivan J. Raymond ◽  
Matthew Iasiello ◽  
Aaron Jarden ◽  
David Michael Kelly
Keyword(s):  

2007 ◽  
Vol 51 (1-2) ◽  
pp. 43
Author(s):  
Balázs Polgár ◽  
Endre Selényi
Keyword(s):  

Sign in / Sign up

Export Citation Format

Share Document