ANALOG/MIXED-SIGNAL CIRCUIT VERIFICATION USING MODELS GENERATED FROM SIMULATION TRACES
2010 ◽
Vol 21
(02)
◽
pp. 191-210
◽
Keyword(s):
Verification of analog/mixed-signal (AMS) circuits is complicated by the difficulty of obtaining circuit models at suitable levels of abstraction. We propose a method to automatically generate abstract models suitable for formal verification and system-level simulation from transistor-level simulation traces. This paper discusses the application of the proposed methodology to a switched capacitor integrator and PLL phase detector.
2013 ◽
Vol 29
(5)
◽
pp. 715-740
◽
Keyword(s):
2021 ◽
Vol 18
(4)
◽
pp. 1-27
Keyword(s):
Keyword(s):