Design of Low-Power Non-Binary LDPC Decoder Exploiting DRAM Refresh Rate Over-Scaling

IEEE Transactions on Circuits & Systems II Express Briefs ◽

10.1109/tcsii.2018.2883713 ◽

2019 ◽

Vol 66 (8) ◽

pp. 1391-1395 ◽

Author(s):

Wenjie Huang ◽

Weiguo Tang ◽

Junlin Chen ◽

Lei Wang

Keyword(s):

Low Power ◽

Refresh Rate ◽

Ldpc Decoder ◽

Download Full-text

Low power LDPC decoder with efficient stopping scheme for undecodable blocks

2011 IEEE International Symposium of Circuits and Systems (ISCAS) ◽

10.1109/iscas.2011.5937929 ◽

2011 ◽

Author(s):

Tinoosh Mohsenin ◽

Houshmand Shirani-mehr ◽

Bevan Baas

Keyword(s):

Low Power ◽

Download Full-text

A Great Adaptive SNR Assumed Low Power LDPC Decoder

Advanced Techniques for IoT Applications - Lecture Notes in Networks and Systems ◽

10.1007/978-981-16-4435-1_43 ◽

2021 ◽

pp. 443-451

Author(s):

C. Ashok Kumar ◽

K. Haribabu

Keyword(s):

Low Power ◽

Download Full-text

Underwater moving target detection using track-before-detect method with low power and high refresh rate signal

Applied Acoustics ◽

10.1016/j.apacoust.2020.107750 ◽

2021 ◽

Vol 174 ◽

pp. 107750

Author(s):

Dianlun Zhang ◽

Linsen Gao ◽

Tingting Teng ◽

Zixuan Jia

Keyword(s):

Low Power ◽

Target Detection ◽

Moving Target ◽

Moving Target Detection ◽

Refresh Rate ◽

Track Before Detect

Download Full-text

A Low-Power LDPC Decoder for Multimedia Wireless Sensor Networks

IEICE Transactions on Communications ◽

10.1587/transcom.e96.b.939 ◽

2013 ◽

Vol E96.B (4) ◽

pp. 939-947 ◽

Author(s):

Meng XU ◽

Xincun JI ◽

Jianhui WU ◽

Meng ZHANG

Keyword(s):

Wireless Sensor Networks ◽

Sensor Networks ◽

Low Power ◽

Wireless Sensor ◽

Download Full-text

An FPGA design of low power LDPC decoder for high-speed wireless LAN

2010 IEEE 12th International Conference on Communication Technology ◽

10.1109/icct.2010.5688980 ◽

2010 ◽

Author(s):

Min Hyuk Kim ◽

Tae Doo Park ◽

Chul Seong Kim ◽

Ji Won Jung

Keyword(s):

Low Power ◽

Wireless Lan ◽

Fpga Design ◽

Download Full-text

A High-Throughput Low-Power Soft Bit-Flipping LDPC Decoder in 28 nm FD-SOI

ESSCIRC 2018 - IEEE 44th European Solid State Circuits Conference (ESSCIRC) ◽

10.1109/esscirc.2018.8494261 ◽

2018 ◽

Author(s):

Kevin Cushon ◽

Per Larsson-Edefors ◽

Peter Andrekson

Keyword(s):

Low Power ◽

High Throughput ◽

Ldpc Decoder ◽

Download Full-text

Ultra low power QC-LDPC decoder with high parallelism

2011 IEEE International SOC Conference ◽

10.1109/socc.2011.6085136 ◽

2011 ◽

Author(s):

Ying Cui ◽

Xiao Peng ◽

Zhixiang Chen ◽

Xiongxin Zhao ◽

Yichao Lu ◽

...

Keyword(s):

Low Power ◽

Ultra Low Power ◽

Download Full-text

Low-Power VLSI Design of LDPC Decoder Using DVFS for AWGN Channels

2009 22nd International Conference on VLSI Design ◽

10.1109/vlsi.design.2009.68 ◽

2009 ◽

Author(s):

Weihuang Wang ◽

Gwan Choi ◽

Kiran K. Gunnam

Keyword(s):

Low Power ◽

Vlsi Design ◽

Ldpc Decoder ◽

Low Power Vlsi Design

Download Full-text

Low-power design of variable block-size LDPC decoder using nanometer technology

Proceedings of 2010 IEEE International Symposium on Circuits and Systems ◽

10.1109/iscas.2010.5537590 ◽

2010 ◽

Author(s):

Chih-Hung Lin ◽

Alex Chien-Lin Huang ◽

Robert Chen-Hao Chang ◽

Kuang-Hao Lin

Keyword(s):

Low Power ◽

Low Power Design ◽

Ldpc Decoder ◽

Variable Block ◽

Nanometer Technology

Download Full-text

Scalable and low power LDPC decoder design using high level algorithmic synthesis

2009 IEEE International SOC Conference (SOCC) ◽

10.1109/soccon.2009.5398044 ◽

2009 ◽

Author(s):

Yang Sun ◽

Joseph R. Cavallaro ◽

Tai Ly

Keyword(s):

Low Power ◽

Ldpc Decoder ◽

Decoder Design ◽

Download Full-text