A post-processing-free single-photon random number generator with ultra-low latency

In this paper, a new method is proposed for randomness enhancement. The approach is called the dynamic equilibrium algorithm (DEA). It is used to solve the problems existing in the true random number generator (TRNG). First, the advantages and defects of LFSR as a post-processing module are discussed. When sampling 1000 groups of data, only 517 groups can pass all 15 tests in SP800-22 with a pass rate of 0.981. DEA is actually a great solution to this problem. The essence of DEA is to guarantee the approximately uniform distribution of the overlapping template to improve the bit-entropy by the compression of the data. This method is easy to implement in both software and hardware. The pass rate increases more than 40% with a low compression rate.

Download Full-text

Single-pixel postprocessing-free 5 Mbps quantum random number generator using a single-photon avalanche diode detector and a T/(T − t) pulse-shaped laser driver

Optical Engineering ◽

10.1117/1.oe.59.12.127105 ◽

2020 ◽

Vol 59 (12) ◽

Author(s):

Alija Dervić ◽

Nikša Tadić ◽

Hiwa Mahmoudi ◽

Bernhard Goll ◽

Michael Hofbauer ◽

...

Keyword(s):

Random Number ◽

Single Photon ◽

Random Number Generator ◽

Number Generator ◽

Avalanche Diode ◽

Laser Driver ◽

Diode Detector ◽

Single Pixel

Download Full-text

Low-Latency Reconfigurable Entropy Digital True Random Number Generator With Bias Detection and Correction

IEEE Transactions on Circuits and Systems I Regular Papers ◽

10.1109/tcsi.2019.2960694 ◽

2020 ◽

Vol 67 (5) ◽

pp. 1562-1575 ◽

Cited By ~ 2

Author(s):

Leonardo Bosco Carreira ◽

Paige Danielson ◽

Arya A. Rahimi ◽

Maximiliam Luppe ◽

Subhanshu Gupta

Keyword(s):

Random Number ◽

Random Number Generator ◽

Low Latency ◽

Number Generator ◽

True Random Number Generator ◽

Bias Detection

Download Full-text

Note: A 10 Gbps real-time post-processing free physical random number generator chip

Review of Scientific Instruments ◽

10.1063/1.4993494 ◽

2017 ◽

Vol 88 (9) ◽

pp. 096105 ◽

Cited By ~ 3

Author(s):

Yi Qian ◽

Futian Liang ◽

Xinzhe Wang ◽

Feng Li ◽

Lian Chen ◽

...

Keyword(s):

Real Time ◽

Random Number ◽

Random Number Generator ◽

Number Generator ◽

Post Processing

Download Full-text

A Simple Low-latency Real-time Certifiable Quantum Random Number Generator

Conference on Lasers and Electro-Optics ◽

10.1364/cleo_qels.2020.ff1d.2 ◽

2020 ◽

Author(s):

Y. Zhang ◽

H. Lo ◽

T. Ikuta ◽

T. Honjo ◽

H. Takesue ◽

...

Keyword(s):

Real Time ◽

Random Number ◽

Random Number Generator ◽

Low Latency ◽

Number Generator

Download Full-text

A Random Number Generator Using Ring Oscillators and SHA-256 as Post-Processing

International Journal of Electronics and Telecommunications ◽

10.1515/eletel-2015-0026 ◽

2015 ◽

Vol 61 (2) ◽

pp. 199-204 ◽

Cited By ~ 3

Author(s):

Szymon Łoza ◽

Łukasz Matuszewski ◽

Mieczysław Jessa

Keyword(s):

Random Number ◽

Statistical Tests ◽

Random Number Generator ◽

Random Numbers ◽

Ring Oscillators ◽

Number Generator ◽

Post Processing ◽

Field Programmable ◽

Cryptographic System ◽

Many Sources

Abstract Today, cryptographic security depends primarily on having strong keys and keeping them secret. The keys should be produced by a reliable and robust to external manipulations generators of random numbers. To hamper different attacks, the generators should be implemented in the same chip as a cryptographic system using random numbers. It forces a designer to create a random number generator purely digitally. Unfortunately, the obtained sequences are biased and do not pass many statistical tests. Therefore an output of the random number generator has to be subjected to a transformation called post-processing. In this paper the hash function SHA-256 as post-processing of bits produced by a combined random bit generator using jitter observed in ring oscillators (ROs) is proposed. All components – the random number generator and the SHA-256, are implemented in a single Field Programmable Gate Array (FPGA). We expect that the proposed solution, implemented in the same FPGA together with a cryptographic system, is more attack-resistant owing to many sources of randomness with significantly different nominal frequencies.

Download Full-text