Offset-Gate Structures for Increased Breakdown Voltages in Silicon-On-Insulator Transistors
Keyword(s):
ABSTRACTAn offset-gate structure was used to fabricate p-channel MOS transistors in laser-recrystallized silicon-on-insulator (SOI) films. The breakdown voltage increased from about -18 V with a conventional gate structure to about -38 V with the offset gate and was then limited by bulk breakdown in the film, rather than by the high fields near the gate drain overlap region. Simulations indicate that breakdown voltages of about -60 V can be achieved in the structure used, provided that the back-surface fixed-charge density is limited to 1×10″ cm−2.
1971 ◽
Vol 31
(1)
◽
pp. 103-106
◽
2002 ◽
Vol 47
(2)
◽
pp. 284-291
◽
Keyword(s):
1988 ◽
Vol 254
(3)
◽
pp. F364-F373
◽
2008 ◽
Vol 5
(10)
◽
pp. 3304-3308
◽
Keyword(s):
1983 ◽
Vol &NA;
(177)
◽
pp. 283???288
◽
Keyword(s):
2006 ◽
Vol 39
◽
pp. S25-S26
◽
Keyword(s):
2014 ◽
Vol 98
(5)
◽
pp. 371-390
◽
Keyword(s):