Low–Level Space Optimization of an AES Implementation for a Bit–Serial Fully Pipelined Architecture
2015 ◽
Vol 23
(10)
◽
pp. 2352-2356
◽
Keyword(s):
2006 ◽
Vol 76
(1)
◽
pp. 28-33
◽
Keyword(s):