Design of tunnel FET architectures for low power application using improved Chimp optimizer algorithm
Keyword(s):
Keyword(s):
2018 ◽
Vol 26
(3)
◽
pp. 584-588
◽