A novel flip-flop based error free, area efficient and low power pipeline architecture for finite impulse recursive system

2018 ◽  
Vol 22 (S6) ◽  
pp. 15137-15147 ◽  
Author(s):  
Raja Krishnamoorthy ◽  
S. Saravanan
Keyword(s):  
Low Power ◽  
Pipeline Architecture ◽  
Flip Flop ◽  
Recursive System ◽  
Free Area ◽  
Area Efficient

scholarly journals Low-power and area-efficient 9-transistor double-edge triggered flip-flop

2013 ◽  
Vol 10 (18) ◽  
pp. 20130639-20130639 ◽  
Author(s):  
S. Muthukumar ◽  
GoangSeog Choi
Keyword(s):  
Low Power ◽  
Flip Flop ◽  
Double Edge ◽  
Area Efficient

A Low-Power and Area-Efficient Radiation-Hard Redundant Flip-Flop, DICE ACFF, in a 65 nm Thin-BOX FD-SOI

2014 ◽  
Vol 61 (4) ◽  
pp. 1881-1888 ◽  
Author(s):  
K. Kobayashi ◽  
K. Kubota ◽  
M. Masuda ◽  
Y. Manzawa ◽  
J. Furuta ◽  
...  
Keyword(s):  
Low Power ◽  
Flip Flop ◽  
Radiation Hard ◽  
Area Efficient

Low-Power and Area-Efficient Approximate Parallel Design Using Bypassing

2019 ◽  
Author(s):  
Anushka Prakash B ◽  
Noah Kiran Nandi ◽  
Marimuthu R ◽  
Balamurugan S ◽  
Duraivel A.N.
Keyword(s):  
Low Power ◽  
Parallel Design ◽  
Area Efficient
Sign in / Sign up

Export Citation Format

Share Document