Highly Reliable Software for Use in Fail-Safe Control

1982 ◽  
Vol 15 (7) ◽  
pp. 387-392
Author(s):  
J.S.D. Lambrechs ◽  
M.G. Rodd
2013 ◽  
Author(s):  
Zhizhong Wang ◽  
Liangyao Yu ◽  
Yufeng Wang ◽  
Changxi You ◽  
Liangxu Ma ◽  
...  

2021 ◽  
Vol 64 (2) ◽  
pp. 210-218
Author(s):  
S. A. Matveev ◽  
N. A. Testoedov ◽  
N. S. Slobodzyan ◽  
V. O. Goncharov ◽  
A. A. Kiselev ◽  
...  

2021 ◽  
Vol 52 ◽  
pp. 300-306
Author(s):  
Moad Kissai ◽  
Xavier Mouton ◽  
Bruno Monsuez
Keyword(s):  

2021 ◽  
Author(s):  
V. Zolnikov ◽  
I. Strukov ◽  
K. Chubur ◽  
Yu. Chevychelov ◽  
A. Yankov

This article discusses the development of effective methods and tools for assessing the fault tolerance of logical circuits, the mechanism of logical masking, the development of the route of re-synthesis of combinational circuits, methods for increasing fault tolerance. A method of iterative circuit modification is proposed, due to an increase in the level of logical masking of the circuit.


Sign in / Sign up

Export Citation Format

Share Document