Order-lot pegging for minimizing total tardiness in semiconductor wafer fabrication process

2012 ◽  
Vol 63 (9) ◽  
pp. 1258-1270 ◽  
Author(s):  
J-G Kim ◽  
S-K Lim
Sign in / Sign up

Export Citation Format

Share Document