An all-digital built-in self-test for high-speed phase-locked loops

Author(s):  
Seongwon Kim ◽  
M. Soma
2021 ◽  
Vol 26 (3) ◽  
pp. 1-18
Author(s):  
Mehmet Ince ◽  
Ender Yilmaz ◽  
Wei Fu ◽  
Joonsung Park ◽  
Krishnaswamy Nagaraj ◽  
...  

Author(s):  
Suman Lata Tripathi

An efficient design for testability (DFT) has been a major thrust of area for today's VLSI engineers. A poorly designed DFT would result in losses for manufacturers with a considerable rework for the designers. BIST (built-in self-test), one of the promising DFT techniques, is rapidly modifying with the advances in technology as the device shrinks. The increasing complexities of the hardware have shifted the trend to include BISTs in high performance circuitry for offline as well as online testing. Work done here involves testing a circuit under test (CUT) with built in response analyser and vector generator with a monitor to control all the activities.


Author(s):  
Ram Ratnaker Reddy Bodha ◽  
Sahar Sarafi ◽  
Ajinkya Kale ◽  
Michael Koberle ◽  
Johannes Sturm

2005 ◽  
Vol 54 (3) ◽  
pp. 996-1002 ◽  
Author(s):  
C.-L. Hsu ◽  
Y. Lai ◽  
S.-W. Wang

Sign in / Sign up

Export Citation Format

Share Document